riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
21 Commits 140 Branches 61 Tags 15 GiB
Verilog 47.4%
PostScript 37.1%
Coq 3.5%
Shell 3.5%
Tcl 3.1%
Other 5.4%
Go to file
Tim Edwards e474dbbc99 Corrected the last testbenches, added a new testbench for the spi_master 
since the original one was folded into the sysctrl testbench, but that
testbench no longer uses the SPI master.  Moved the SPI master from being
an overlay of the housekeeping SPI to occupying GPIO pins 32 to 35.
Made GPIO 35 a bidirectional pin like 36 and 37 so that the output enable
from the SPI master can be used.
 		2021-10-21 19:48:24 -04:00
doc Updated pinout in documentation (doc/README file) 2021-10-20 10:24:41 -04:00
verilog Corrected the last testbenches, added a new testbench for the spi_master 2021-10-21 19:48:24 -04:00
README.md Update README.md 2021-10-12 10:28:29 -07:00

README.md

caravel_openframe

This is an ongoing investigation regarding the creation of a new openframe based version of Caravel.

Link to schedule: https://plan.tomsplanner.com/public/caravel-openframe