caravel/verilog
M0stafaRady e2b345dcbb Add new test user_pass_thru_rd 2022-10-04 10:55:53 -07:00
..
dv Add new test user_pass_thru_rd 2022-10-04 10:55:53 -07:00
gl reharden!: gpio_control_block 2022-09-27 07:09:26 -07:00
rtl fix bug at reading from debug registers 2022-10-03 08:57:23 -07:00
stubs [DATA] Add spare_logic_block 2021-11-24 20:36:23 +02:00