riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
48 Commits 140 Branches 61 Tags 15 GiB
Verilog 47.4%
PostScript 37.1%
Coq 3.5%
Shell 3.5%
Tcl 3.1%
Other 5.4%
Go to file
Tim Edwards b8dda9c3b1 (1) Corrected an error from a recent commit where the reset was 
fixed by moving from after the managment protect to before it, but
an inversion of the signal was missed, leading to an incorrect
wb_rst_i passed to housekeeping.  (2) Revised the method to load
the serial GPIO data chain from a 2-pin, I2C-like method to a
more straightforward 3-pin method with separate reset, clock, and
load pins.  The load pin propagates through the chaing like the
other two.  Added a bit-bang signal for the load signal as well.
(3) Added an implied buffer after the data output of the GPIO
control block to ensure that the data arrives at the next control
block after the clock, to prevent hold violations.
 		2021-11-03 23:18:36 -04:00
doc Added documentation on the clocking and DLL blocks. 2021-10-29 12:09:20 -04:00
gds Added back a couple more files related to the user ID programming block. 2021-10-26 10:40:55 -04:00
mag Changed the chip_io and chip_io_alt layouts to implement the 2021-11-03 15:57:46 -04:00
scripts Added back a couple more files related to the user ID programming block. 2021-10-26 10:40:55 -04:00
verilog (1) Corrected an error from a recent commit where the reset was 2021-11-03 23:18:36 -04:00
README.md Update README.md 2021-10-12 10:28:29 -07:00

README.md

caravel_openframe

This is an ongoing investigation regarding the creation of a new openframe based version of Caravel.

Link to schedule: https://plan.tomsplanner.com/public/caravel-openframe