riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
16 Commits 140 Branches 61 Tags 15 GiB
Verilog 47.4%
PostScript 37.1%
Coq 3.5%
Shell 3.5%
Tcl 3.1%
Other 5.4%
Go to file
Tim Edwards 767342e183 Added a completely revised sysctrl testbench based on accessing the 
housekeeping SPI through the back-door wishbone interface.  Checks
most of the SPI registers (but could do more).
 		2021-10-19 17:32:20 -04:00
doc Added a completely revised sysctrl testbench based on accessing the 2021-10-19 17:32:20 -04:00
verilog Added a completely revised sysctrl testbench based on accessing the 2021-10-19 17:32:20 -04:00
README.md Update README.md 2021-10-12 10:28:29 -07:00

README.md

caravel_openframe

This is an ongoing investigation regarding the creation of a new openframe based version of Caravel.

Link to schedule: https://plan.tomsplanner.com/public/caravel-openframe