mirror of https://github.com/efabless/caravel.git
28 lines
1.4 KiB
Plaintext
28 lines
1.4 KiB
Plaintext
|
create_clock [get_pins {"ringosc.ibufp01/Y"} ] -name "pll_control_clock" -period 6.6666666666667
|
||
|
|
|
||
|
|
set_propagated_clock [get_clocks {pll_control_clock}]
|
||
|
|
|
||
|
|
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
|
||
|
|
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
|
||
|
|
puts "\[INFO\]: Setting output delay to: $output_delay_value"
|
||
|
|
puts "\[INFO\]: Setting input delay to: $input_delay_value"
|
||
|
|
|
||
|
|
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
|
||
|
|
set_input_delay $input_delay_value -clock [get_clocks $::env(CLOCK_PORT)] [all_inputs]
|
||
|
|
set_output_delay $output_delay_value -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
|
||
|
|
|
||
|
|
# TODO set this as parameter
|
||
|
|
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
|
||
|
|
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
|
||
|
|
puts "\[INFO\]: Setting load to: $cap_load"
|
||
|
|
set_load $cap_load [all_outputs]
|
||
|
|
|
||
|
|
puts "\[INFO\]: Setting timing derate to: [expr {$::env(SYNTH_TIMING_DERATE) * 10}] %"
|
||
|
|
set_timing_derate -early [expr {1-$::env(SYNTH_TIMING_DERATE)}]
|
||
|
|
set_timing_derate -late [expr {1+$::env(SYNTH_TIMING_DERATE)}]
|
||
|
|
|
||
|
|
puts "\[INFO\]: Setting clock uncertainity to: $::env(SYNTH_CLOCK_UNCERTAINITY)"
|
||
|
|
set_clock_uncertainty $::env(SYNTH_CLOCK_UNCERTAINITY) [get_clocks {pll_control_clock}]
|
||
|
|
|
||
|
|
puts "\[INFO\]: Setting clock transition to: $::env(SYNTH_CLOCK_TRANSITION)"
|
||
|
|
set_clock_transition $::env(SYNTH_CLOCK_TRANSITION) [get_clocks {pll_control_clock}]
|