SOFA/FPGA1212_SOFA_CHD_PNR
Ganesh Gore d7f36a1f70 [SOFA-CHD] Updated SOFA-CHD - Updated cells - DRC Clean 2020-12-16 15:00:15 -07:00
..
FPGA1212_SOFA_CHD_Verilog [SOFA-CHD] Updated SOFA-CHD - Updated cells - DRC Clean 2020-12-16 15:00:15 -07:00
FPGA1212_SOFA_CHD_task [SOFA_CHD] Added OpenFPGA taks and verilog netlist 2020-12-09 00:49:00 -07:00
Verification [SOFA-CHD] Updated design with mux-primitive bug fixed - Calibre DRC pending 2020-12-14 00:34:42 -07:00
fpga_top [SOFA-CHD] Updated SOFA-CHD - Updated cells - DRC Clean 2020-12-16 15:00:15 -07:00
modules [SOFA-CHD] Updated SOFA-CHD - Updated cells - DRC Clean 2020-12-16 15:00:15 -07:00
README.md [SOFA-CHD] Updated design with mux-primitive bug fixed - Calibre DRC pending 2020-12-14 00:34:42 -07:00
config.sh [SOFA-CHD] Updated design with mux-primitive bug fixed - Calibre DRC pending 2020-12-14 00:34:42 -07:00