mirror of https://github.com/lnis-uofu/SOFA.git
29684 lines
404 KiB
Plaintext
29684 lines
404 KiB
Plaintext
$date
|
|
Tue Dec 8 15:56:21 2020
|
|
$end
|
|
$version
|
|
QuestaSim Version 2019.4
|
|
$end
|
|
$timescale
|
|
1ps
|
|
$end
|
|
|
|
$scope module fpga_top $end
|
|
$var wire 1 ! io_in [37] $end
|
|
$var wire 1 " io_in [36] $end
|
|
$var wire 1 # io_in [0] $end
|
|
|
|
$scope module fpga_core_uut $end
|
|
$var wire 1 $ scff_Wires [317] $end
|
|
$var wire 1 % scff_Wires [316] $end
|
|
$var wire 1 & scff_Wires [315] $end
|
|
$var wire 1 ' scff_Wires [314] $end
|
|
$var wire 1 ( scff_Wires [313] $end
|
|
$var wire 1 ) scff_Wires [312] $end
|
|
$var wire 1 * scff_Wires [311] $end
|
|
$var wire 1 + scff_Wires [310] $end
|
|
$var wire 1 , scff_Wires [309] $end
|
|
$var wire 1 - scff_Wires [308] $end
|
|
$var wire 1 . scff_Wires [307] $end
|
|
$var wire 1 / scff_Wires [306] $end
|
|
$var wire 1 0 scff_Wires [305] $end
|
|
$var wire 1 1 scff_Wires [304] $end
|
|
$var wire 1 2 scff_Wires [303] $end
|
|
$var wire 1 3 scff_Wires [302] $end
|
|
$var wire 1 4 scff_Wires [301] $end
|
|
$var wire 1 5 scff_Wires [300] $end
|
|
$var wire 1 6 scff_Wires [299] $end
|
|
$var wire 1 7 scff_Wires [298] $end
|
|
$var wire 1 8 scff_Wires [297] $end
|
|
$var wire 1 9 scff_Wires [296] $end
|
|
$var wire 1 : scff_Wires [295] $end
|
|
$var wire 1 ; scff_Wires [294] $end
|
|
$var wire 1 < scff_Wires [293] $end
|
|
$var wire 1 = scff_Wires [292] $end
|
|
$var wire 1 > scff_Wires [291] $end
|
|
$var wire 1 ? scff_Wires [290] $end
|
|
$var wire 1 @ scff_Wires [289] $end
|
|
$var wire 1 A scff_Wires [288] $end
|
|
$var wire 1 B scff_Wires [287] $end
|
|
$var wire 1 C scff_Wires [286] $end
|
|
$var wire 1 D scff_Wires [285] $end
|
|
$var wire 1 E scff_Wires [284] $end
|
|
$var wire 1 F scff_Wires [283] $end
|
|
$var wire 1 G scff_Wires [282] $end
|
|
$var wire 1 H scff_Wires [281] $end
|
|
$var wire 1 I scff_Wires [280] $end
|
|
$var wire 1 J scff_Wires [279] $end
|
|
$var wire 1 K scff_Wires [278] $end
|
|
$var wire 1 L scff_Wires [277] $end
|
|
$var wire 1 M scff_Wires [276] $end
|
|
$var wire 1 N scff_Wires [275] $end
|
|
$var wire 1 O scff_Wires [274] $end
|
|
$var wire 1 P scff_Wires [273] $end
|
|
$var wire 1 Q scff_Wires [272] $end
|
|
$var wire 1 R scff_Wires [271] $end
|
|
$var wire 1 S scff_Wires [270] $end
|
|
$var wire 1 T scff_Wires [269] $end
|
|
$var wire 1 U scff_Wires [268] $end
|
|
$var wire 1 V scff_Wires [267] $end
|
|
$var wire 1 W scff_Wires [266] $end
|
|
$var wire 1 X scff_Wires [265] $end
|
|
$var wire 1 Y scff_Wires [264] $end
|
|
$var wire 1 Z scff_Wires [263] $end
|
|
$var wire 1 [ scff_Wires [262] $end
|
|
$var wire 1 \ scff_Wires [261] $end
|
|
$var wire 1 ] scff_Wires [260] $end
|
|
$var wire 1 ^ scff_Wires [259] $end
|
|
$var wire 1 _ scff_Wires [258] $end
|
|
$var wire 1 ` scff_Wires [257] $end
|
|
$var wire 1 a scff_Wires [256] $end
|
|
$var wire 1 b scff_Wires [255] $end
|
|
$var wire 1 c scff_Wires [254] $end
|
|
$var wire 1 d scff_Wires [253] $end
|
|
$var wire 1 e scff_Wires [252] $end
|
|
$var wire 1 f scff_Wires [251] $end
|
|
$var wire 1 g scff_Wires [250] $end
|
|
$var wire 1 h scff_Wires [249] $end
|
|
$var wire 1 i scff_Wires [248] $end
|
|
$var wire 1 j scff_Wires [247] $end
|
|
$var wire 1 k scff_Wires [246] $end
|
|
$var wire 1 l scff_Wires [245] $end
|
|
$var wire 1 m scff_Wires [244] $end
|
|
$var wire 1 n scff_Wires [243] $end
|
|
$var wire 1 o scff_Wires [242] $end
|
|
$var wire 1 p scff_Wires [241] $end
|
|
$var wire 1 q scff_Wires [240] $end
|
|
$var wire 1 r scff_Wires [239] $end
|
|
$var wire 1 s scff_Wires [238] $end
|
|
$var wire 1 t scff_Wires [237] $end
|
|
$var wire 1 u scff_Wires [236] $end
|
|
$var wire 1 v scff_Wires [235] $end
|
|
$var wire 1 w scff_Wires [234] $end
|
|
$var wire 1 x scff_Wires [233] $end
|
|
$var wire 1 y scff_Wires [232] $end
|
|
$var wire 1 z scff_Wires [231] $end
|
|
$var wire 1 { scff_Wires [230] $end
|
|
$var wire 1 | scff_Wires [229] $end
|
|
$var wire 1 } scff_Wires [228] $end
|
|
$var wire 1 ~ scff_Wires [227] $end
|
|
$var wire 1 !! scff_Wires [226] $end
|
|
$var wire 1 "! scff_Wires [225] $end
|
|
$var wire 1 #! scff_Wires [224] $end
|
|
$var wire 1 $! scff_Wires [223] $end
|
|
$var wire 1 %! scff_Wires [222] $end
|
|
$var wire 1 &! scff_Wires [221] $end
|
|
$var wire 1 '! scff_Wires [220] $end
|
|
$var wire 1 (! scff_Wires [219] $end
|
|
$var wire 1 )! scff_Wires [218] $end
|
|
$var wire 1 *! scff_Wires [217] $end
|
|
$var wire 1 +! scff_Wires [216] $end
|
|
$var wire 1 ,! scff_Wires [215] $end
|
|
$var wire 1 -! scff_Wires [214] $end
|
|
$var wire 1 .! scff_Wires [213] $end
|
|
$var wire 1 /! scff_Wires [212] $end
|
|
$var wire 1 0! scff_Wires [211] $end
|
|
$var wire 1 1! scff_Wires [210] $end
|
|
$var wire 1 2! scff_Wires [209] $end
|
|
$var wire 1 3! scff_Wires [208] $end
|
|
$var wire 1 4! scff_Wires [207] $end
|
|
$var wire 1 5! scff_Wires [206] $end
|
|
$var wire 1 6! scff_Wires [205] $end
|
|
$var wire 1 7! scff_Wires [204] $end
|
|
$var wire 1 8! scff_Wires [203] $end
|
|
$var wire 1 9! scff_Wires [202] $end
|
|
$var wire 1 :! scff_Wires [201] $end
|
|
$var wire 1 ;! scff_Wires [200] $end
|
|
$var wire 1 <! scff_Wires [199] $end
|
|
$var wire 1 =! scff_Wires [198] $end
|
|
$var wire 1 >! scff_Wires [197] $end
|
|
$var wire 1 ?! scff_Wires [196] $end
|
|
$var wire 1 @! scff_Wires [195] $end
|
|
$var wire 1 A! scff_Wires [194] $end
|
|
$var wire 1 B! scff_Wires [193] $end
|
|
$var wire 1 C! scff_Wires [192] $end
|
|
$var wire 1 D! scff_Wires [191] $end
|
|
$var wire 1 E! scff_Wires [190] $end
|
|
$var wire 1 F! scff_Wires [189] $end
|
|
$var wire 1 G! scff_Wires [188] $end
|
|
$var wire 1 H! scff_Wires [187] $end
|
|
$var wire 1 I! scff_Wires [186] $end
|
|
$var wire 1 J! scff_Wires [185] $end
|
|
$var wire 1 K! scff_Wires [184] $end
|
|
$var wire 1 L! scff_Wires [183] $end
|
|
$var wire 1 M! scff_Wires [182] $end
|
|
$var wire 1 N! scff_Wires [181] $end
|
|
$var wire 1 O! scff_Wires [180] $end
|
|
$var wire 1 P! scff_Wires [179] $end
|
|
$var wire 1 Q! scff_Wires [178] $end
|
|
$var wire 1 R! scff_Wires [177] $end
|
|
$var wire 1 S! scff_Wires [176] $end
|
|
$var wire 1 T! scff_Wires [175] $end
|
|
$var wire 1 U! scff_Wires [174] $end
|
|
$var wire 1 V! scff_Wires [173] $end
|
|
$var wire 1 W! scff_Wires [172] $end
|
|
$var wire 1 X! scff_Wires [171] $end
|
|
$var wire 1 Y! scff_Wires [170] $end
|
|
$var wire 1 Z! scff_Wires [169] $end
|
|
$var wire 1 [! scff_Wires [168] $end
|
|
$var wire 1 \! scff_Wires [167] $end
|
|
$var wire 1 ]! scff_Wires [166] $end
|
|
$var wire 1 ^! scff_Wires [165] $end
|
|
$var wire 1 _! scff_Wires [164] $end
|
|
$var wire 1 `! scff_Wires [163] $end
|
|
$var wire 1 a! scff_Wires [162] $end
|
|
$var wire 1 b! scff_Wires [161] $end
|
|
$var wire 1 c! scff_Wires [160] $end
|
|
$var wire 1 d! scff_Wires [159] $end
|
|
$var wire 1 e! scff_Wires [158] $end
|
|
$var wire 1 f! scff_Wires [157] $end
|
|
$var wire 1 g! scff_Wires [156] $end
|
|
$var wire 1 h! scff_Wires [155] $end
|
|
$var wire 1 i! scff_Wires [154] $end
|
|
$var wire 1 j! scff_Wires [153] $end
|
|
$var wire 1 k! scff_Wires [152] $end
|
|
$var wire 1 l! scff_Wires [151] $end
|
|
$var wire 1 m! scff_Wires [150] $end
|
|
$var wire 1 n! scff_Wires [149] $end
|
|
$var wire 1 o! scff_Wires [148] $end
|
|
$var wire 1 p! scff_Wires [147] $end
|
|
$var wire 1 q! scff_Wires [146] $end
|
|
$var wire 1 r! scff_Wires [145] $end
|
|
$var wire 1 s! scff_Wires [144] $end
|
|
$var wire 1 t! scff_Wires [143] $end
|
|
$var wire 1 u! scff_Wires [142] $end
|
|
$var wire 1 v! scff_Wires [141] $end
|
|
$var wire 1 w! scff_Wires [140] $end
|
|
$var wire 1 x! scff_Wires [139] $end
|
|
$var wire 1 y! scff_Wires [138] $end
|
|
$var wire 1 z! scff_Wires [137] $end
|
|
$var wire 1 {! scff_Wires [136] $end
|
|
$var wire 1 |! scff_Wires [135] $end
|
|
$var wire 1 }! scff_Wires [134] $end
|
|
$var wire 1 ~! scff_Wires [133] $end
|
|
$var wire 1 !" scff_Wires [132] $end
|
|
$var wire 1 "" scff_Wires [131] $end
|
|
$var wire 1 #" scff_Wires [130] $end
|
|
$var wire 1 $" scff_Wires [129] $end
|
|
$var wire 1 %" scff_Wires [128] $end
|
|
$var wire 1 &" scff_Wires [127] $end
|
|
$var wire 1 '" scff_Wires [126] $end
|
|
$var wire 1 (" scff_Wires [125] $end
|
|
$var wire 1 )" scff_Wires [124] $end
|
|
$var wire 1 *" scff_Wires [123] $end
|
|
$var wire 1 +" scff_Wires [122] $end
|
|
$var wire 1 ," scff_Wires [121] $end
|
|
$var wire 1 -" scff_Wires [120] $end
|
|
$var wire 1 ." scff_Wires [119] $end
|
|
$var wire 1 /" scff_Wires [118] $end
|
|
$var wire 1 0" scff_Wires [117] $end
|
|
$var wire 1 1" scff_Wires [116] $end
|
|
$var wire 1 2" scff_Wires [115] $end
|
|
$var wire 1 3" scff_Wires [114] $end
|
|
$var wire 1 4" scff_Wires [113] $end
|
|
$var wire 1 5" scff_Wires [112] $end
|
|
$var wire 1 6" scff_Wires [111] $end
|
|
$var wire 1 7" scff_Wires [110] $end
|
|
$var wire 1 8" scff_Wires [109] $end
|
|
$var wire 1 9" scff_Wires [108] $end
|
|
$var wire 1 :" scff_Wires [107] $end
|
|
$var wire 1 ;" scff_Wires [106] $end
|
|
$var wire 1 <" scff_Wires [105] $end
|
|
$var wire 1 =" scff_Wires [104] $end
|
|
$var wire 1 >" scff_Wires [103] $end
|
|
$var wire 1 ?" scff_Wires [102] $end
|
|
$var wire 1 @" scff_Wires [101] $end
|
|
$var wire 1 A" scff_Wires [100] $end
|
|
$var wire 1 B" scff_Wires [99] $end
|
|
$var wire 1 C" scff_Wires [98] $end
|
|
$var wire 1 D" scff_Wires [97] $end
|
|
$var wire 1 E" scff_Wires [96] $end
|
|
$var wire 1 F" scff_Wires [95] $end
|
|
$var wire 1 G" scff_Wires [94] $end
|
|
$var wire 1 H" scff_Wires [93] $end
|
|
$var wire 1 I" scff_Wires [92] $end
|
|
$var wire 1 J" scff_Wires [91] $end
|
|
$var wire 1 K" scff_Wires [90] $end
|
|
$var wire 1 L" scff_Wires [89] $end
|
|
$var wire 1 M" scff_Wires [88] $end
|
|
$var wire 1 N" scff_Wires [87] $end
|
|
$var wire 1 O" scff_Wires [86] $end
|
|
$var wire 1 P" scff_Wires [85] $end
|
|
$var wire 1 Q" scff_Wires [84] $end
|
|
$var wire 1 R" scff_Wires [83] $end
|
|
$var wire 1 S" scff_Wires [82] $end
|
|
$var wire 1 T" scff_Wires [81] $end
|
|
$var wire 1 U" scff_Wires [80] $end
|
|
$var wire 1 V" scff_Wires [79] $end
|
|
$var wire 1 W" scff_Wires [78] $end
|
|
$var wire 1 X" scff_Wires [77] $end
|
|
$var wire 1 Y" scff_Wires [76] $end
|
|
$var wire 1 Z" scff_Wires [75] $end
|
|
$var wire 1 [" scff_Wires [74] $end
|
|
$var wire 1 \" scff_Wires [73] $end
|
|
$var wire 1 ]" scff_Wires [72] $end
|
|
$var wire 1 ^" scff_Wires [71] $end
|
|
$var wire 1 _" scff_Wires [70] $end
|
|
$var wire 1 `" scff_Wires [69] $end
|
|
$var wire 1 a" scff_Wires [68] $end
|
|
$var wire 1 b" scff_Wires [67] $end
|
|
$var wire 1 c" scff_Wires [66] $end
|
|
$var wire 1 d" scff_Wires [65] $end
|
|
$var wire 1 e" scff_Wires [64] $end
|
|
$var wire 1 f" scff_Wires [63] $end
|
|
$var wire 1 g" scff_Wires [62] $end
|
|
$var wire 1 h" scff_Wires [61] $end
|
|
$var wire 1 i" scff_Wires [60] $end
|
|
$var wire 1 j" scff_Wires [59] $end
|
|
$var wire 1 k" scff_Wires [58] $end
|
|
$var wire 1 l" scff_Wires [57] $end
|
|
$var wire 1 m" scff_Wires [56] $end
|
|
$var wire 1 n" scff_Wires [55] $end
|
|
$var wire 1 o" scff_Wires [54] $end
|
|
$var wire 1 p" scff_Wires [53] $end
|
|
$var wire 1 q" scff_Wires [52] $end
|
|
$var wire 1 r" scff_Wires [51] $end
|
|
$var wire 1 s" scff_Wires [50] $end
|
|
$var wire 1 t" scff_Wires [49] $end
|
|
$var wire 1 u" scff_Wires [48] $end
|
|
$var wire 1 v" scff_Wires [47] $end
|
|
$var wire 1 w" scff_Wires [46] $end
|
|
$var wire 1 x" scff_Wires [45] $end
|
|
$var wire 1 y" scff_Wires [44] $end
|
|
$var wire 1 z" scff_Wires [43] $end
|
|
$var wire 1 {" scff_Wires [42] $end
|
|
$var wire 1 |" scff_Wires [41] $end
|
|
$var wire 1 }" scff_Wires [40] $end
|
|
$var wire 1 ~" scff_Wires [39] $end
|
|
$var wire 1 !# scff_Wires [38] $end
|
|
$var wire 1 "# scff_Wires [37] $end
|
|
$var wire 1 ## scff_Wires [36] $end
|
|
$var wire 1 $# scff_Wires [35] $end
|
|
$var wire 1 %# scff_Wires [34] $end
|
|
$var wire 1 &# scff_Wires [33] $end
|
|
$var wire 1 '# scff_Wires [32] $end
|
|
$var wire 1 (# scff_Wires [31] $end
|
|
$var wire 1 )# scff_Wires [30] $end
|
|
$var wire 1 *# scff_Wires [29] $end
|
|
$var wire 1 +# scff_Wires [28] $end
|
|
$var wire 1 ,# scff_Wires [27] $end
|
|
$var wire 1 -# scff_Wires [26] $end
|
|
$var wire 1 .# scff_Wires [25] $end
|
|
$var wire 1 /# scff_Wires [24] $end
|
|
$var wire 1 0# scff_Wires [23] $end
|
|
$var wire 1 1# scff_Wires [22] $end
|
|
$var wire 1 2# scff_Wires [21] $end
|
|
$var wire 1 3# scff_Wires [20] $end
|
|
$var wire 1 4# scff_Wires [19] $end
|
|
$var wire 1 5# scff_Wires [18] $end
|
|
$var wire 1 6# scff_Wires [17] $end
|
|
$var wire 1 7# scff_Wires [16] $end
|
|
$var wire 1 8# scff_Wires [15] $end
|
|
$var wire 1 9# scff_Wires [14] $end
|
|
$var wire 1 :# scff_Wires [13] $end
|
|
$var wire 1 ;# scff_Wires [12] $end
|
|
$var wire 1 <# scff_Wires [11] $end
|
|
$var wire 1 =# scff_Wires [10] $end
|
|
$var wire 1 ># scff_Wires [9] $end
|
|
$var wire 1 ?# scff_Wires [8] $end
|
|
$var wire 1 @# scff_Wires [7] $end
|
|
$var wire 1 A# scff_Wires [6] $end
|
|
$var wire 1 B# scff_Wires [5] $end
|
|
$var wire 1 C# scff_Wires [4] $end
|
|
$var wire 1 D# scff_Wires [3] $end
|
|
$var wire 1 E# scff_Wires [2] $end
|
|
$var wire 1 F# scff_Wires [1] $end
|
|
$var wire 1 G# scff_Wires [0] $end
|
|
$var wire 1 # Test_en [0] $end
|
|
|
|
$scope module sb_0__12_ $end
|
|
$var wire 1 H# SC_IN_TOP $end
|
|
$var wire 1 G# SC_OUT_BOT $end
|
|
$upscope $end
|
|
|
|
$scope module grid_clb_1__12_ $end
|
|
$var wire 1 F# SC_IN_TOP $end
|
|
$var wire 1 E# SC_OUT_BOT $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$var wire 1 I# sc_head $end
|
|
$var wire 1 J# sc_tail $end
|
|
|
|
$scope module fpga_core_uut $end
|
|
|
|
$scope module sb_12__12_ $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 L# chany_bottom_in [0] $end
|
|
$var wire 1 M# chany_bottom_in [1] $end
|
|
$var wire 1 N# chany_bottom_in [2] $end
|
|
$var wire 1 O# chany_bottom_in [3] $end
|
|
$var wire 1 P# chany_bottom_in [4] $end
|
|
$var wire 1 Q# chany_bottom_in [5] $end
|
|
$var wire 1 R# chany_bottom_in [6] $end
|
|
$var wire 1 S# chany_bottom_in [7] $end
|
|
$var wire 1 T# chany_bottom_in [8] $end
|
|
$var wire 1 U# chany_bottom_in [9] $end
|
|
$var wire 1 V# chany_bottom_in [10] $end
|
|
$var wire 1 W# chany_bottom_in [11] $end
|
|
$var wire 1 X# chany_bottom_in [12] $end
|
|
$var wire 1 Y# chany_bottom_in [13] $end
|
|
$var wire 1 Z# chany_bottom_in [14] $end
|
|
$var wire 1 [# chany_bottom_in [15] $end
|
|
$var wire 1 \# chany_bottom_in [16] $end
|
|
$var wire 1 ]# chany_bottom_in [17] $end
|
|
$var wire 1 ^# chany_bottom_in [18] $end
|
|
$var wire 1 _# chany_bottom_in [19] $end
|
|
$var wire 1 `# chany_bottom_in [20] $end
|
|
$var wire 1 a# chany_bottom_in [21] $end
|
|
$var wire 1 b# chany_bottom_in [22] $end
|
|
$var wire 1 c# chany_bottom_in [23] $end
|
|
$var wire 1 d# chany_bottom_in [24] $end
|
|
$var wire 1 e# chany_bottom_in [25] $end
|
|
$var wire 1 f# chany_bottom_in [26] $end
|
|
$var wire 1 g# chany_bottom_in [27] $end
|
|
$var wire 1 h# chany_bottom_in [28] $end
|
|
$var wire 1 i# chany_bottom_in [29] $end
|
|
$var wire 1 j# bottom_right_grid_pin_1_ [0] $end
|
|
$var wire 1 k# bottom_left_grid_pin_44_ [0] $end
|
|
$var wire 1 l# bottom_left_grid_pin_45_ [0] $end
|
|
$var wire 1 m# bottom_left_grid_pin_46_ [0] $end
|
|
$var wire 1 n# bottom_left_grid_pin_47_ [0] $end
|
|
$var wire 1 o# bottom_left_grid_pin_48_ [0] $end
|
|
$var wire 1 p# bottom_left_grid_pin_49_ [0] $end
|
|
$var wire 1 q# bottom_left_grid_pin_50_ [0] $end
|
|
$var wire 1 r# bottom_left_grid_pin_51_ [0] $end
|
|
$var wire 1 s# chanx_left_in [0] $end
|
|
$var wire 1 t# chanx_left_in [1] $end
|
|
$var wire 1 u# chanx_left_in [2] $end
|
|
$var wire 1 v# chanx_left_in [3] $end
|
|
$var wire 1 w# chanx_left_in [4] $end
|
|
$var wire 1 x# chanx_left_in [5] $end
|
|
$var wire 1 y# chanx_left_in [6] $end
|
|
$var wire 1 z# chanx_left_in [7] $end
|
|
$var wire 1 {# chanx_left_in [8] $end
|
|
$var wire 1 |# chanx_left_in [9] $end
|
|
$var wire 1 }# chanx_left_in [10] $end
|
|
$var wire 1 ~# chanx_left_in [11] $end
|
|
$var wire 1 !$ chanx_left_in [12] $end
|
|
$var wire 1 "$ chanx_left_in [13] $end
|
|
$var wire 1 #$ chanx_left_in [14] $end
|
|
$var wire 1 $$ chanx_left_in [15] $end
|
|
$var wire 1 %$ chanx_left_in [16] $end
|
|
$var wire 1 &$ chanx_left_in [17] $end
|
|
$var wire 1 '$ chanx_left_in [18] $end
|
|
$var wire 1 ($ chanx_left_in [19] $end
|
|
$var wire 1 )$ chanx_left_in [20] $end
|
|
$var wire 1 *$ chanx_left_in [21] $end
|
|
$var wire 1 +$ chanx_left_in [22] $end
|
|
$var wire 1 ,$ chanx_left_in [23] $end
|
|
$var wire 1 -$ chanx_left_in [24] $end
|
|
$var wire 1 .$ chanx_left_in [25] $end
|
|
$var wire 1 /$ chanx_left_in [26] $end
|
|
$var wire 1 0$ chanx_left_in [27] $end
|
|
$var wire 1 1$ chanx_left_in [28] $end
|
|
$var wire 1 2$ chanx_left_in [29] $end
|
|
$var wire 1 3$ left_top_grid_pin_1_ [0] $end
|
|
$var wire 1 4$ left_bottom_grid_pin_36_ [0] $end
|
|
$var wire 1 5$ left_bottom_grid_pin_37_ [0] $end
|
|
$var wire 1 6$ left_bottom_grid_pin_38_ [0] $end
|
|
$var wire 1 7$ left_bottom_grid_pin_39_ [0] $end
|
|
$var wire 1 8$ left_bottom_grid_pin_40_ [0] $end
|
|
$var wire 1 9$ left_bottom_grid_pin_41_ [0] $end
|
|
$var wire 1 :$ left_bottom_grid_pin_42_ [0] $end
|
|
$var wire 1 ;$ left_bottom_grid_pin_43_ [0] $end
|
|
$var wire 1 <$ ccff_head [0] $end
|
|
$var wire 1 =$ chany_bottom_out [0] $end
|
|
$var wire 1 >$ chany_bottom_out [1] $end
|
|
$var wire 1 ?$ chany_bottom_out [2] $end
|
|
$var wire 1 @$ chany_bottom_out [3] $end
|
|
$var wire 1 A$ chany_bottom_out [4] $end
|
|
$var wire 1 B$ chany_bottom_out [5] $end
|
|
$var wire 1 C$ chany_bottom_out [6] $end
|
|
$var wire 1 D$ chany_bottom_out [7] $end
|
|
$var wire 1 E$ chany_bottom_out [8] $end
|
|
$var wire 1 F$ chany_bottom_out [9] $end
|
|
$var wire 1 G$ chany_bottom_out [10] $end
|
|
$var wire 1 H$ chany_bottom_out [11] $end
|
|
$var wire 1 I$ chany_bottom_out [12] $end
|
|
$var wire 1 J$ chany_bottom_out [13] $end
|
|
$var wire 1 K$ chany_bottom_out [14] $end
|
|
$var wire 1 L$ chany_bottom_out [15] $end
|
|
$var wire 1 M$ chany_bottom_out [16] $end
|
|
$var wire 1 N$ chany_bottom_out [17] $end
|
|
$var wire 1 O$ chany_bottom_out [18] $end
|
|
$var wire 1 P$ chany_bottom_out [19] $end
|
|
$var wire 1 Q$ chany_bottom_out [20] $end
|
|
$var wire 1 R$ chany_bottom_out [21] $end
|
|
$var wire 1 S$ chany_bottom_out [22] $end
|
|
$var wire 1 T$ chany_bottom_out [23] $end
|
|
$var wire 1 U$ chany_bottom_out [24] $end
|
|
$var wire 1 V$ chany_bottom_out [25] $end
|
|
$var wire 1 W$ chany_bottom_out [26] $end
|
|
$var wire 1 X$ chany_bottom_out [27] $end
|
|
$var wire 1 Y$ chany_bottom_out [28] $end
|
|
$var wire 1 Z$ chany_bottom_out [29] $end
|
|
$var wire 1 [$ chanx_left_out [0] $end
|
|
$var wire 1 \$ chanx_left_out [1] $end
|
|
$var wire 1 ]$ chanx_left_out [2] $end
|
|
$var wire 1 ^$ chanx_left_out [3] $end
|
|
$var wire 1 _$ chanx_left_out [4] $end
|
|
$var wire 1 `$ chanx_left_out [5] $end
|
|
$var wire 1 a$ chanx_left_out [6] $end
|
|
$var wire 1 b$ chanx_left_out [7] $end
|
|
$var wire 1 c$ chanx_left_out [8] $end
|
|
$var wire 1 d$ chanx_left_out [9] $end
|
|
$var wire 1 e$ chanx_left_out [10] $end
|
|
$var wire 1 f$ chanx_left_out [11] $end
|
|
$var wire 1 g$ chanx_left_out [12] $end
|
|
$var wire 1 h$ chanx_left_out [13] $end
|
|
$var wire 1 i$ chanx_left_out [14] $end
|
|
$var wire 1 j$ chanx_left_out [15] $end
|
|
$var wire 1 k$ chanx_left_out [16] $end
|
|
$var wire 1 l$ chanx_left_out [17] $end
|
|
$var wire 1 m$ chanx_left_out [18] $end
|
|
$var wire 1 n$ chanx_left_out [19] $end
|
|
$var wire 1 o$ chanx_left_out [20] $end
|
|
$var wire 1 p$ chanx_left_out [21] $end
|
|
$var wire 1 q$ chanx_left_out [22] $end
|
|
$var wire 1 r$ chanx_left_out [23] $end
|
|
$var wire 1 s$ chanx_left_out [24] $end
|
|
$var wire 1 t$ chanx_left_out [25] $end
|
|
$var wire 1 u$ chanx_left_out [26] $end
|
|
$var wire 1 v$ chanx_left_out [27] $end
|
|
$var wire 1 w$ chanx_left_out [28] $end
|
|
$var wire 1 x$ chanx_left_out [29] $end
|
|
$var wire 1 y$ ccff_tail [0] $end
|
|
$var wire 1 $ SC_IN_BOT $end
|
|
$var wire 1 z$ SC_OUT_BOT $end
|
|
$var wire 1 {$ pReset_W_in $end
|
|
$var wire 1 |$ prog_clk_0_S_in $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 ~$ prog_clk_0 $end
|
|
$var wire 1 !% mux_2level_tapbuf_size2_0_sram [0] $end
|
|
$var wire 1 "% mux_2level_tapbuf_size2_0_sram [1] $end
|
|
$var wire 1 #% mux_2level_tapbuf_size2_10_sram [0] $end
|
|
$var wire 1 $% mux_2level_tapbuf_size2_10_sram [1] $end
|
|
$var wire 1 %% mux_2level_tapbuf_size2_11_sram [0] $end
|
|
$var wire 1 &% mux_2level_tapbuf_size2_11_sram [1] $end
|
|
$var wire 1 '% mux_2level_tapbuf_size2_12_sram [0] $end
|
|
$var wire 1 (% mux_2level_tapbuf_size2_12_sram [1] $end
|
|
$var wire 1 )% mux_2level_tapbuf_size2_13_sram [0] $end
|
|
$var wire 1 *% mux_2level_tapbuf_size2_13_sram [1] $end
|
|
$var wire 1 +% mux_2level_tapbuf_size2_14_sram [0] $end
|
|
$var wire 1 ,% mux_2level_tapbuf_size2_14_sram [1] $end
|
|
$var wire 1 -% mux_2level_tapbuf_size2_15_sram [0] $end
|
|
$var wire 1 .% mux_2level_tapbuf_size2_15_sram [1] $end
|
|
$var wire 1 /% mux_2level_tapbuf_size2_16_sram [0] $end
|
|
$var wire 1 0% mux_2level_tapbuf_size2_16_sram [1] $end
|
|
$var wire 1 1% mux_2level_tapbuf_size2_17_sram [0] $end
|
|
$var wire 1 2% mux_2level_tapbuf_size2_17_sram [1] $end
|
|
$var wire 1 3% mux_2level_tapbuf_size2_18_sram [0] $end
|
|
$var wire 1 4% mux_2level_tapbuf_size2_18_sram [1] $end
|
|
$var wire 1 5% mux_2level_tapbuf_size2_19_sram [0] $end
|
|
$var wire 1 6% mux_2level_tapbuf_size2_19_sram [1] $end
|
|
$var wire 1 7% mux_2level_tapbuf_size2_1_sram [0] $end
|
|
$var wire 1 8% mux_2level_tapbuf_size2_1_sram [1] $end
|
|
$var wire 1 9% mux_2level_tapbuf_size2_20_sram [0] $end
|
|
$var wire 1 :% mux_2level_tapbuf_size2_20_sram [1] $end
|
|
$var wire 1 ;% mux_2level_tapbuf_size2_21_sram [0] $end
|
|
$var wire 1 <% mux_2level_tapbuf_size2_21_sram [1] $end
|
|
$var wire 1 =% mux_2level_tapbuf_size2_22_sram [0] $end
|
|
$var wire 1 >% mux_2level_tapbuf_size2_22_sram [1] $end
|
|
$var wire 1 ?% mux_2level_tapbuf_size2_23_sram [0] $end
|
|
$var wire 1 @% mux_2level_tapbuf_size2_23_sram [1] $end
|
|
$var wire 1 A% mux_2level_tapbuf_size2_24_sram [0] $end
|
|
$var wire 1 B% mux_2level_tapbuf_size2_24_sram [1] $end
|
|
$var wire 1 C% mux_2level_tapbuf_size2_25_sram [0] $end
|
|
$var wire 1 D% mux_2level_tapbuf_size2_25_sram [1] $end
|
|
$var wire 1 E% mux_2level_tapbuf_size2_26_sram [0] $end
|
|
$var wire 1 F% mux_2level_tapbuf_size2_26_sram [1] $end
|
|
$var wire 1 G% mux_2level_tapbuf_size2_27_sram [0] $end
|
|
$var wire 1 H% mux_2level_tapbuf_size2_27_sram [1] $end
|
|
$var wire 1 I% mux_2level_tapbuf_size2_28_sram [0] $end
|
|
$var wire 1 J% mux_2level_tapbuf_size2_28_sram [1] $end
|
|
$var wire 1 K% mux_2level_tapbuf_size2_29_sram [0] $end
|
|
$var wire 1 L% mux_2level_tapbuf_size2_29_sram [1] $end
|
|
$var wire 1 M% mux_2level_tapbuf_size2_2_sram [0] $end
|
|
$var wire 1 N% mux_2level_tapbuf_size2_2_sram [1] $end
|
|
$var wire 1 O% mux_2level_tapbuf_size2_30_sram [0] $end
|
|
$var wire 1 P% mux_2level_tapbuf_size2_30_sram [1] $end
|
|
$var wire 1 Q% mux_2level_tapbuf_size2_31_sram [0] $end
|
|
$var wire 1 R% mux_2level_tapbuf_size2_31_sram [1] $end
|
|
$var wire 1 S% mux_2level_tapbuf_size2_32_sram [0] $end
|
|
$var wire 1 T% mux_2level_tapbuf_size2_32_sram [1] $end
|
|
$var wire 1 U% mux_2level_tapbuf_size2_33_sram [0] $end
|
|
$var wire 1 V% mux_2level_tapbuf_size2_33_sram [1] $end
|
|
$var wire 1 W% mux_2level_tapbuf_size2_34_sram [0] $end
|
|
$var wire 1 X% mux_2level_tapbuf_size2_34_sram [1] $end
|
|
$var wire 1 Y% mux_2level_tapbuf_size2_35_sram [0] $end
|
|
$var wire 1 Z% mux_2level_tapbuf_size2_35_sram [1] $end
|
|
$var wire 1 [% mux_2level_tapbuf_size2_36_sram [0] $end
|
|
$var wire 1 \% mux_2level_tapbuf_size2_36_sram [1] $end
|
|
$var wire 1 ]% mux_2level_tapbuf_size2_3_sram [0] $end
|
|
$var wire 1 ^% mux_2level_tapbuf_size2_3_sram [1] $end
|
|
$var wire 1 _% mux_2level_tapbuf_size2_4_sram [0] $end
|
|
$var wire 1 `% mux_2level_tapbuf_size2_4_sram [1] $end
|
|
$var wire 1 a% mux_2level_tapbuf_size2_5_sram [0] $end
|
|
$var wire 1 b% mux_2level_tapbuf_size2_5_sram [1] $end
|
|
$var wire 1 c% mux_2level_tapbuf_size2_6_sram [0] $end
|
|
$var wire 1 d% mux_2level_tapbuf_size2_6_sram [1] $end
|
|
$var wire 1 e% mux_2level_tapbuf_size2_7_sram [0] $end
|
|
$var wire 1 f% mux_2level_tapbuf_size2_7_sram [1] $end
|
|
$var wire 1 g% mux_2level_tapbuf_size2_8_sram [0] $end
|
|
$var wire 1 h% mux_2level_tapbuf_size2_8_sram [1] $end
|
|
$var wire 1 i% mux_2level_tapbuf_size2_9_sram [0] $end
|
|
$var wire 1 j% mux_2level_tapbuf_size2_9_sram [1] $end
|
|
$var wire 1 k% mux_2level_tapbuf_size2_mem_0_ccff_tail [0] $end
|
|
$var wire 1 l% mux_2level_tapbuf_size2_mem_10_ccff_tail [0] $end
|
|
$var wire 1 m% mux_2level_tapbuf_size2_mem_11_ccff_tail [0] $end
|
|
$var wire 1 n% mux_2level_tapbuf_size2_mem_12_ccff_tail [0] $end
|
|
$var wire 1 o% mux_2level_tapbuf_size2_mem_13_ccff_tail [0] $end
|
|
$var wire 1 p% mux_2level_tapbuf_size2_mem_14_ccff_tail [0] $end
|
|
$var wire 1 q% mux_2level_tapbuf_size2_mem_15_ccff_tail [0] $end
|
|
$var wire 1 r% mux_2level_tapbuf_size2_mem_16_ccff_tail [0] $end
|
|
$var wire 1 s% mux_2level_tapbuf_size2_mem_17_ccff_tail [0] $end
|
|
$var wire 1 t% mux_2level_tapbuf_size2_mem_18_ccff_tail [0] $end
|
|
$var wire 1 u% mux_2level_tapbuf_size2_mem_19_ccff_tail [0] $end
|
|
$var wire 1 v% mux_2level_tapbuf_size2_mem_1_ccff_tail [0] $end
|
|
$var wire 1 w% mux_2level_tapbuf_size2_mem_20_ccff_tail [0] $end
|
|
$var wire 1 x% mux_2level_tapbuf_size2_mem_21_ccff_tail [0] $end
|
|
$var wire 1 y% mux_2level_tapbuf_size2_mem_22_ccff_tail [0] $end
|
|
$var wire 1 z% mux_2level_tapbuf_size2_mem_23_ccff_tail [0] $end
|
|
$var wire 1 {% mux_2level_tapbuf_size2_mem_24_ccff_tail [0] $end
|
|
$var wire 1 |% mux_2level_tapbuf_size2_mem_25_ccff_tail [0] $end
|
|
$var wire 1 }% mux_2level_tapbuf_size2_mem_26_ccff_tail [0] $end
|
|
$var wire 1 ~% mux_2level_tapbuf_size2_mem_27_ccff_tail [0] $end
|
|
$var wire 1 !& mux_2level_tapbuf_size2_mem_28_ccff_tail [0] $end
|
|
$var wire 1 "& mux_2level_tapbuf_size2_mem_29_ccff_tail [0] $end
|
|
$var wire 1 #& mux_2level_tapbuf_size2_mem_2_ccff_tail [0] $end
|
|
$var wire 1 $& mux_2level_tapbuf_size2_mem_30_ccff_tail [0] $end
|
|
$var wire 1 %& mux_2level_tapbuf_size2_mem_31_ccff_tail [0] $end
|
|
$var wire 1 && mux_2level_tapbuf_size2_mem_32_ccff_tail [0] $end
|
|
$var wire 1 '& mux_2level_tapbuf_size2_mem_33_ccff_tail [0] $end
|
|
$var wire 1 (& mux_2level_tapbuf_size2_mem_34_ccff_tail [0] $end
|
|
$var wire 1 )& mux_2level_tapbuf_size2_mem_35_ccff_tail [0] $end
|
|
$var wire 1 *& mux_2level_tapbuf_size2_mem_3_ccff_tail [0] $end
|
|
$var wire 1 +& mux_2level_tapbuf_size2_mem_4_ccff_tail [0] $end
|
|
$var wire 1 ,& mux_2level_tapbuf_size2_mem_5_ccff_tail [0] $end
|
|
$var wire 1 -& mux_2level_tapbuf_size2_mem_6_ccff_tail [0] $end
|
|
$var wire 1 .& mux_2level_tapbuf_size2_mem_7_ccff_tail [0] $end
|
|
$var wire 1 /& mux_2level_tapbuf_size2_mem_8_ccff_tail [0] $end
|
|
$var wire 1 0& mux_2level_tapbuf_size2_mem_9_ccff_tail [0] $end
|
|
$var wire 1 1& mux_2level_tapbuf_size3_0_sram [0] $end
|
|
$var wire 1 2& mux_2level_tapbuf_size3_0_sram [1] $end
|
|
$var wire 1 3& mux_2level_tapbuf_size3_1_sram [0] $end
|
|
$var wire 1 4& mux_2level_tapbuf_size3_1_sram [1] $end
|
|
$var wire 1 5& mux_2level_tapbuf_size3_2_sram [0] $end
|
|
$var wire 1 6& mux_2level_tapbuf_size3_2_sram [1] $end
|
|
$var wire 1 7& mux_2level_tapbuf_size3_3_sram [0] $end
|
|
$var wire 1 8& mux_2level_tapbuf_size3_3_sram [1] $end
|
|
$var wire 1 9& mux_2level_tapbuf_size3_mem_0_ccff_tail [0] $end
|
|
$var wire 1 :& mux_2level_tapbuf_size3_mem_1_ccff_tail [0] $end
|
|
$var wire 1 ;& mux_2level_tapbuf_size3_mem_2_ccff_tail [0] $end
|
|
$var wire 1 <& mux_2level_tapbuf_size3_mem_3_ccff_tail [0] $end
|
|
$var wire 1 =& mux_2level_tapbuf_size4_0_sram [0] $end
|
|
$var wire 1 >& mux_2level_tapbuf_size4_0_sram [1] $end
|
|
$var wire 1 ?& mux_2level_tapbuf_size4_0_sram [2] $end
|
|
$var wire 1 @& mux_2level_tapbuf_size4_0_sram [3] $end
|
|
$var wire 1 A& mux_2level_tapbuf_size4_10_sram [0] $end
|
|
$var wire 1 B& mux_2level_tapbuf_size4_10_sram [1] $end
|
|
$var wire 1 C& mux_2level_tapbuf_size4_10_sram [2] $end
|
|
$var wire 1 D& mux_2level_tapbuf_size4_10_sram [3] $end
|
|
$var wire 1 E& mux_2level_tapbuf_size4_11_sram [0] $end
|
|
$var wire 1 F& mux_2level_tapbuf_size4_11_sram [1] $end
|
|
$var wire 1 G& mux_2level_tapbuf_size4_11_sram [2] $end
|
|
$var wire 1 H& mux_2level_tapbuf_size4_11_sram [3] $end
|
|
$var wire 1 I& mux_2level_tapbuf_size4_1_sram [0] $end
|
|
$var wire 1 J& mux_2level_tapbuf_size4_1_sram [1] $end
|
|
$var wire 1 K& mux_2level_tapbuf_size4_1_sram [2] $end
|
|
$var wire 1 L& mux_2level_tapbuf_size4_1_sram [3] $end
|
|
$var wire 1 M& mux_2level_tapbuf_size4_2_sram [0] $end
|
|
$var wire 1 N& mux_2level_tapbuf_size4_2_sram [1] $end
|
|
$var wire 1 O& mux_2level_tapbuf_size4_2_sram [2] $end
|
|
$var wire 1 P& mux_2level_tapbuf_size4_2_sram [3] $end
|
|
$var wire 1 Q& mux_2level_tapbuf_size4_3_sram [0] $end
|
|
$var wire 1 R& mux_2level_tapbuf_size4_3_sram [1] $end
|
|
$var wire 1 S& mux_2level_tapbuf_size4_3_sram [2] $end
|
|
$var wire 1 T& mux_2level_tapbuf_size4_3_sram [3] $end
|
|
$var wire 1 U& mux_2level_tapbuf_size4_4_sram [0] $end
|
|
$var wire 1 V& mux_2level_tapbuf_size4_4_sram [1] $end
|
|
$var wire 1 W& mux_2level_tapbuf_size4_4_sram [2] $end
|
|
$var wire 1 X& mux_2level_tapbuf_size4_4_sram [3] $end
|
|
$var wire 1 Y& mux_2level_tapbuf_size4_5_sram [0] $end
|
|
$var wire 1 Z& mux_2level_tapbuf_size4_5_sram [1] $end
|
|
$var wire 1 [& mux_2level_tapbuf_size4_5_sram [2] $end
|
|
$var wire 1 \& mux_2level_tapbuf_size4_5_sram [3] $end
|
|
$var wire 1 ]& mux_2level_tapbuf_size4_6_sram [0] $end
|
|
$var wire 1 ^& mux_2level_tapbuf_size4_6_sram [1] $end
|
|
$var wire 1 _& mux_2level_tapbuf_size4_6_sram [2] $end
|
|
$var wire 1 `& mux_2level_tapbuf_size4_6_sram [3] $end
|
|
$var wire 1 a& mux_2level_tapbuf_size4_7_sram [0] $end
|
|
$var wire 1 b& mux_2level_tapbuf_size4_7_sram [1] $end
|
|
$var wire 1 c& mux_2level_tapbuf_size4_7_sram [2] $end
|
|
$var wire 1 d& mux_2level_tapbuf_size4_7_sram [3] $end
|
|
$var wire 1 e& mux_2level_tapbuf_size4_8_sram [0] $end
|
|
$var wire 1 f& mux_2level_tapbuf_size4_8_sram [1] $end
|
|
$var wire 1 g& mux_2level_tapbuf_size4_8_sram [2] $end
|
|
$var wire 1 h& mux_2level_tapbuf_size4_8_sram [3] $end
|
|
$var wire 1 i& mux_2level_tapbuf_size4_9_sram [0] $end
|
|
$var wire 1 j& mux_2level_tapbuf_size4_9_sram [1] $end
|
|
$var wire 1 k& mux_2level_tapbuf_size4_9_sram [2] $end
|
|
$var wire 1 l& mux_2level_tapbuf_size4_9_sram [3] $end
|
|
$var wire 1 m& mux_2level_tapbuf_size4_mem_0_ccff_tail [0] $end
|
|
$var wire 1 n& mux_2level_tapbuf_size4_mem_10_ccff_tail [0] $end
|
|
$var wire 1 o& mux_2level_tapbuf_size4_mem_11_ccff_tail [0] $end
|
|
$var wire 1 p& mux_2level_tapbuf_size4_mem_1_ccff_tail [0] $end
|
|
$var wire 1 q& mux_2level_tapbuf_size4_mem_2_ccff_tail [0] $end
|
|
$var wire 1 r& mux_2level_tapbuf_size4_mem_3_ccff_tail [0] $end
|
|
$var wire 1 s& mux_2level_tapbuf_size4_mem_4_ccff_tail [0] $end
|
|
$var wire 1 t& mux_2level_tapbuf_size4_mem_5_ccff_tail [0] $end
|
|
$var wire 1 u& mux_2level_tapbuf_size4_mem_6_ccff_tail [0] $end
|
|
$var wire 1 v& mux_2level_tapbuf_size4_mem_7_ccff_tail [0] $end
|
|
$var wire 1 w& mux_2level_tapbuf_size4_mem_8_ccff_tail [0] $end
|
|
$var wire 1 x& mux_2level_tapbuf_size4_mem_9_ccff_tail [0] $end
|
|
$var wire 1 y& SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 z& SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 {& SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 |& SYNOPSYS_UNCONNECTED_4 $end
|
|
$var wire 1 }& optlc_net_178 $end
|
|
$var wire 1 ~& SYNOPSYS_UNCONNECTED_5 $end
|
|
$var wire 1 !' SYNOPSYS_UNCONNECTED_6 $end
|
|
$var wire 1 "' SYNOPSYS_UNCONNECTED_7 $end
|
|
$var wire 1 #' SYNOPSYS_UNCONNECTED_8 $end
|
|
$var wire 1 $' SYNOPSYS_UNCONNECTED_9 $end
|
|
$var wire 1 %' SYNOPSYS_UNCONNECTED_10 $end
|
|
$var wire 1 &' SYNOPSYS_UNCONNECTED_11 $end
|
|
$var wire 1 '' SYNOPSYS_UNCONNECTED_12 $end
|
|
$var wire 1 (' optlc_net_174 $end
|
|
$var wire 1 )' SYNOPSYS_UNCONNECTED_13 $end
|
|
$var wire 1 *' SYNOPSYS_UNCONNECTED_14 $end
|
|
$var wire 1 +' SYNOPSYS_UNCONNECTED_15 $end
|
|
$var wire 1 ,' SYNOPSYS_UNCONNECTED_16 $end
|
|
$var wire 1 -' SYNOPSYS_UNCONNECTED_17 $end
|
|
$var wire 1 .' SYNOPSYS_UNCONNECTED_18 $end
|
|
$var wire 1 /' SYNOPSYS_UNCONNECTED_19 $end
|
|
$var wire 1 0' SYNOPSYS_UNCONNECTED_20 $end
|
|
$var wire 1 1' optlc_net_177 $end
|
|
$var wire 1 2' SYNOPSYS_UNCONNECTED_21 $end
|
|
$var wire 1 3' SYNOPSYS_UNCONNECTED_22 $end
|
|
$var wire 1 4' SYNOPSYS_UNCONNECTED_23 $end
|
|
$var wire 1 5' SYNOPSYS_UNCONNECTED_24 $end
|
|
$var wire 1 6' SYNOPSYS_UNCONNECTED_25 $end
|
|
$var wire 1 7' SYNOPSYS_UNCONNECTED_26 $end
|
|
$var wire 1 8' SYNOPSYS_UNCONNECTED_27 $end
|
|
$var wire 1 9' SYNOPSYS_UNCONNECTED_28 $end
|
|
$var wire 1 :' SYNOPSYS_UNCONNECTED_29 $end
|
|
$var wire 1 ;' SYNOPSYS_UNCONNECTED_30 $end
|
|
$var wire 1 <' SYNOPSYS_UNCONNECTED_31 $end
|
|
$var wire 1 =' SYNOPSYS_UNCONNECTED_32 $end
|
|
$var wire 1 >' SYNOPSYS_UNCONNECTED_33 $end
|
|
$var wire 1 ?' SYNOPSYS_UNCONNECTED_34 $end
|
|
$var wire 1 @' SYNOPSYS_UNCONNECTED_35 $end
|
|
$var wire 1 A' SYNOPSYS_UNCONNECTED_36 $end
|
|
$var wire 1 B' SYNOPSYS_UNCONNECTED_37 $end
|
|
$var wire 1 C' SYNOPSYS_UNCONNECTED_38 $end
|
|
$var wire 1 D' SYNOPSYS_UNCONNECTED_39 $end
|
|
$var wire 1 E' SYNOPSYS_UNCONNECTED_40 $end
|
|
$var wire 1 F' SYNOPSYS_UNCONNECTED_41 $end
|
|
$var wire 1 G' SYNOPSYS_UNCONNECTED_42 $end
|
|
$var wire 1 H' SYNOPSYS_UNCONNECTED_43 $end
|
|
$var wire 1 I' SYNOPSYS_UNCONNECTED_44 $end
|
|
$var wire 1 J' SYNOPSYS_UNCONNECTED_45 $end
|
|
$var wire 1 K' SYNOPSYS_UNCONNECTED_46 $end
|
|
$var wire 1 L' SYNOPSYS_UNCONNECTED_47 $end
|
|
$var wire 1 M' SYNOPSYS_UNCONNECTED_48 $end
|
|
$var wire 1 N' SYNOPSYS_UNCONNECTED_49 $end
|
|
$var wire 1 O' SYNOPSYS_UNCONNECTED_50 $end
|
|
$var wire 1 P' SYNOPSYS_UNCONNECTED_51 $end
|
|
$var wire 1 Q' SYNOPSYS_UNCONNECTED_52 $end
|
|
$var wire 1 R' optlc_net_175 $end
|
|
$var wire 1 S' SYNOPSYS_UNCONNECTED_53 $end
|
|
$var wire 1 T' SYNOPSYS_UNCONNECTED_54 $end
|
|
$var wire 1 U' SYNOPSYS_UNCONNECTED_55 $end
|
|
$var wire 1 V' SYNOPSYS_UNCONNECTED_56 $end
|
|
$var wire 1 W' SYNOPSYS_UNCONNECTED_57 $end
|
|
$var wire 1 X' SYNOPSYS_UNCONNECTED_58 $end
|
|
$var wire 1 Y' optlc_net_179 $end
|
|
$var wire 1 Z' SYNOPSYS_UNCONNECTED_59 $end
|
|
$var wire 1 [' SYNOPSYS_UNCONNECTED_60 $end
|
|
$var wire 1 \' SYNOPSYS_UNCONNECTED_61 $end
|
|
$var wire 1 ]' SYNOPSYS_UNCONNECTED_62 $end
|
|
$var wire 1 ^' SYNOPSYS_UNCONNECTED_63 $end
|
|
$var wire 1 _' SYNOPSYS_UNCONNECTED_64 $end
|
|
$var wire 1 `' SYNOPSYS_UNCONNECTED_65 $end
|
|
$var wire 1 a' SYNOPSYS_UNCONNECTED_66 $end
|
|
$var wire 1 b' SYNOPSYS_UNCONNECTED_67 $end
|
|
$var wire 1 c' SYNOPSYS_UNCONNECTED_68 $end
|
|
$var wire 1 d' SYNOPSYS_UNCONNECTED_69 $end
|
|
$var wire 1 e' SYNOPSYS_UNCONNECTED_70 $end
|
|
$var wire 1 f' SYNOPSYS_UNCONNECTED_71 $end
|
|
$var wire 1 g' SYNOPSYS_UNCONNECTED_72 $end
|
|
$var wire 1 h' SYNOPSYS_UNCONNECTED_73 $end
|
|
$var wire 1 i' SYNOPSYS_UNCONNECTED_74 $end
|
|
$var wire 1 j' SYNOPSYS_UNCONNECTED_75 $end
|
|
$var wire 1 k' SYNOPSYS_UNCONNECTED_76 $end
|
|
$var wire 1 l' SYNOPSYS_UNCONNECTED_77 $end
|
|
$var wire 1 m' SYNOPSYS_UNCONNECTED_78 $end
|
|
$var wire 1 n' SYNOPSYS_UNCONNECTED_79 $end
|
|
$var wire 1 o' SYNOPSYS_UNCONNECTED_80 $end
|
|
$var wire 1 p' optlc_net_176 $end
|
|
$var wire 1 q' SYNOPSYS_UNCONNECTED_81 $end
|
|
$var wire 1 r' SYNOPSYS_UNCONNECTED_82 $end
|
|
$var wire 1 s' SYNOPSYS_UNCONNECTED_83 $end
|
|
$var wire 1 t' SYNOPSYS_UNCONNECTED_84 $end
|
|
$var wire 1 u' SYNOPSYS_UNCONNECTED_85 $end
|
|
$var wire 1 v' SYNOPSYS_UNCONNECTED_86 $end
|
|
$var wire 1 w' SYNOPSYS_UNCONNECTED_87 $end
|
|
$var wire 1 x' SYNOPSYS_UNCONNECTED_88 $end
|
|
$var wire 1 y' SYNOPSYS_UNCONNECTED_89 $end
|
|
$var wire 1 z' SYNOPSYS_UNCONNECTED_90 $end
|
|
$var wire 1 {' SYNOPSYS_UNCONNECTED_91 $end
|
|
$var wire 1 |' SYNOPSYS_UNCONNECTED_92 $end
|
|
$var wire 1 }' SYNOPSYS_UNCONNECTED_93 $end
|
|
$var wire 1 ~' SYNOPSYS_UNCONNECTED_94 $end
|
|
$var wire 1 !( SYNOPSYS_UNCONNECTED_95 $end
|
|
$var wire 1 "( SYNOPSYS_UNCONNECTED_96 $end
|
|
$var wire 1 #( SYNOPSYS_UNCONNECTED_97 $end
|
|
$var wire 1 $( SYNOPSYS_UNCONNECTED_98 $end
|
|
$var wire 1 %( SYNOPSYS_UNCONNECTED_99 $end
|
|
$var wire 1 &( SYNOPSYS_UNCONNECTED_100 $end
|
|
$var wire 1 '( SYNOPSYS_UNCONNECTED_101 $end
|
|
$var wire 1 (( SYNOPSYS_UNCONNECTED_102 $end
|
|
$var wire 1 )( SYNOPSYS_UNCONNECTED_103 $end
|
|
$var wire 1 *( SYNOPSYS_UNCONNECTED_104 $end
|
|
$var wire 1 +( SYNOPSYS_UNCONNECTED_105 $end
|
|
$var wire 1 ,( SYNOPSYS_UNCONNECTED_106 $end
|
|
$var wire 1 -( SYNOPSYS_UNCONNECTED_107 $end
|
|
$var wire 1 .( SYNOPSYS_UNCONNECTED_108 $end
|
|
$var wire 1 /( SYNOPSYS_UNCONNECTED_109 $end
|
|
$var wire 1 0( SYNOPSYS_UNCONNECTED_110 $end
|
|
$var wire 1 1( SYNOPSYS_UNCONNECTED_111 $end
|
|
$var wire 1 2( SYNOPSYS_UNCONNECTED_112 $end
|
|
$var wire 1 3( SYNOPSYS_UNCONNECTED_113 $end
|
|
$var wire 1 4( SYNOPSYS_UNCONNECTED_114 $end
|
|
$var wire 1 5( SYNOPSYS_UNCONNECTED_115 $end
|
|
$var wire 1 6( SYNOPSYS_UNCONNECTED_116 $end
|
|
$var wire 1 7( SYNOPSYS_UNCONNECTED_117 $end
|
|
$var wire 1 8( SYNOPSYS_UNCONNECTED_118 $end
|
|
$var wire 1 9( SYNOPSYS_UNCONNECTED_119 $end
|
|
$var wire 1 :( SYNOPSYS_UNCONNECTED_120 $end
|
|
$var wire 1 ;( SYNOPSYS_UNCONNECTED_121 $end
|
|
$var wire 1 <( SYNOPSYS_UNCONNECTED_122 $end
|
|
$var wire 1 =( SYNOPSYS_UNCONNECTED_123 $end
|
|
$var wire 1 >( SYNOPSYS_UNCONNECTED_124 $end
|
|
$var wire 1 ?( SYNOPSYS_UNCONNECTED_125 $end
|
|
$var wire 1 @( SYNOPSYS_UNCONNECTED_126 $end
|
|
$var wire 1 A( SYNOPSYS_UNCONNECTED_127 $end
|
|
$var wire 1 B( SYNOPSYS_UNCONNECTED_128 $end
|
|
$var wire 1 C( SYNOPSYS_UNCONNECTED_129 $end
|
|
$var wire 1 D( SYNOPSYS_UNCONNECTED_130 $end
|
|
$var wire 1 E( SYNOPSYS_UNCONNECTED_131 $end
|
|
$var wire 1 F( SYNOPSYS_UNCONNECTED_132 $end
|
|
$var wire 1 G( SYNOPSYS_UNCONNECTED_133 $end
|
|
$var wire 1 H( SYNOPSYS_UNCONNECTED_134 $end
|
|
$var wire 1 I( SYNOPSYS_UNCONNECTED_135 $end
|
|
$var wire 1 J( SYNOPSYS_UNCONNECTED_136 $end
|
|
|
|
$scope module mux_bottom_track_1 $end
|
|
$var wire 1 j# in [0] $end
|
|
$var wire 1 m# in [1] $end
|
|
$var wire 1 p# in [2] $end
|
|
$var wire 1 t# in [3] $end
|
|
$var wire 1 =& sram [0] $end
|
|
$var wire 1 >& sram [1] $end
|
|
$var wire 1 ?& sram [2] $end
|
|
$var wire 1 @& sram [3] $end
|
|
$var wire 1 y& sram_inv [0] $end
|
|
$var wire 1 z& sram_inv [1] $end
|
|
$var wire 1 {& sram_inv [2] $end
|
|
$var wire 1 |& sram_inv [3] $end
|
|
$var wire 1 =$ out [0] $end
|
|
$var wire 1 }& p0 $end
|
|
$var wire 1 K( local_encoder2to3_0_data [0] $end
|
|
$var wire 1 L( local_encoder2to3_0_data [1] $end
|
|
$var wire 1 M( local_encoder2to3_0_data [2] $end
|
|
$var wire 1 N( local_encoder2to3_0_data_inv [0] $end
|
|
$var wire 1 O( local_encoder2to3_0_data_inv [1] $end
|
|
$var wire 1 P( local_encoder2to3_0_data_inv [2] $end
|
|
$var wire 1 Q( local_encoder2to3_1_data [0] $end
|
|
$var wire 1 R( local_encoder2to3_1_data [1] $end
|
|
$var wire 1 S( local_encoder2to3_1_data [2] $end
|
|
$var wire 1 T( local_encoder2to3_1_data_inv [0] $end
|
|
$var wire 1 U( local_encoder2to3_1_data_inv [1] $end
|
|
$var wire 1 V( local_encoder2to3_1_data_inv [2] $end
|
|
$var wire 1 W( mux_2level_tapbuf_basis_input3_mem3_0_out [0] $end
|
|
$var wire 1 X( mux_2level_tapbuf_basis_input3_mem3_1_out [0] $end
|
|
$var wire 1 Y( SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 Z( BUF_net_86 $end
|
|
|
|
$scope module local_encoder2to3_0_ $end
|
|
$var wire 1 =& addr [0] $end
|
|
$var wire 1 >& addr [1] $end
|
|
$var wire 1 K( data [0] $end
|
|
$var wire 1 L( data [1] $end
|
|
$var wire 1 M( data [2] $end
|
|
$var wire 1 N( data_inv [0] $end
|
|
$var wire 1 O( data_inv [1] $end
|
|
$var wire 1 P( data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 N( Y $end
|
|
$var wire 1 K( A $end
|
|
$var supply1 1 [( VPWR $end
|
|
$var supply0 1 \( VGND $end
|
|
$var supply1 1 ]( VPB $end
|
|
$var supply0 1 ^( VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 N( Y $end
|
|
$var wire 1 K( A $end
|
|
$var wire 1 _( not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 L( Y $end
|
|
$var wire 1 O( A $end
|
|
$var supply1 1 `( VPWR $end
|
|
$var supply0 1 a( VGND $end
|
|
$var supply1 1 b( VPB $end
|
|
$var supply0 1 c( VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 L( Y $end
|
|
$var wire 1 O( A $end
|
|
$var wire 1 d( not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 O( Y $end
|
|
$var wire 1 =& A $end
|
|
$var wire 1 P( B $end
|
|
$var supply1 1 e( VPWR $end
|
|
$var supply0 1 f( VGND $end
|
|
$var supply1 1 g( VPB $end
|
|
$var supply0 1 h( VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 O( Y $end
|
|
$var wire 1 =& A $end
|
|
$var wire 1 P( B $end
|
|
$var wire 1 i( nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 P( Y $end
|
|
$var wire 1 M( A $end
|
|
$var supply1 1 j( VPWR $end
|
|
$var supply0 1 k( VGND $end
|
|
$var supply1 1 l( VPB $end
|
|
$var supply0 1 m( VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 P( Y $end
|
|
$var wire 1 M( A $end
|
|
$var wire 1 n( not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 K( Y $end
|
|
$var wire 1 M( A $end
|
|
$var wire 1 =& B $end
|
|
$var supply1 1 o( VPWR $end
|
|
$var supply0 1 p( VGND $end
|
|
$var supply1 1 q( VPB $end
|
|
$var supply0 1 r( VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 K( Y $end
|
|
$var wire 1 M( A $end
|
|
$var wire 1 =& B $end
|
|
$var wire 1 s( nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_1__0 $end
|
|
$var wire 1 M( X $end
|
|
$var wire 1 >& A $end
|
|
$var supply1 1 t( VPWR $end
|
|
$var supply0 1 u( VGND $end
|
|
$var supply1 1 v( VPB $end
|
|
$var supply0 1 w( VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 M( X $end
|
|
$var wire 1 >& A $end
|
|
$var wire 1 x( buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module local_encoder2to3_1_ $end
|
|
$var wire 1 ?& addr [0] $end
|
|
$var wire 1 @& addr [1] $end
|
|
$var wire 1 Q( data [0] $end
|
|
$var wire 1 R( data [1] $end
|
|
$var wire 1 S( data [2] $end
|
|
$var wire 1 T( data_inv [0] $end
|
|
$var wire 1 U( data_inv [1] $end
|
|
$var wire 1 V( data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 T( Y $end
|
|
$var wire 1 Q( A $end
|
|
$var supply1 1 y( VPWR $end
|
|
$var supply0 1 z( VGND $end
|
|
$var supply1 1 {( VPB $end
|
|
$var supply0 1 |( VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 T( Y $end
|
|
$var wire 1 Q( A $end
|
|
$var wire 1 }( not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 R( Y $end
|
|
$var wire 1 U( A $end
|
|
$var supply1 1 ~( VPWR $end
|
|
$var supply0 1 !) VGND $end
|
|
$var supply1 1 ") VPB $end
|
|
$var supply0 1 #) VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 R( Y $end
|
|
$var wire 1 U( A $end
|
|
$var wire 1 $) not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 U( Y $end
|
|
$var wire 1 ?& A $end
|
|
$var wire 1 V( B $end
|
|
$var supply1 1 %) VPWR $end
|
|
$var supply0 1 &) VGND $end
|
|
$var supply1 1 ') VPB $end
|
|
$var supply0 1 () VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 U( Y $end
|
|
$var wire 1 ?& A $end
|
|
$var wire 1 V( B $end
|
|
$var wire 1 )) nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 V( Y $end
|
|
$var wire 1 S( A $end
|
|
$var supply1 1 *) VPWR $end
|
|
$var supply0 1 +) VGND $end
|
|
$var supply1 1 ,) VPB $end
|
|
$var supply0 1 -) VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 V( Y $end
|
|
$var wire 1 S( A $end
|
|
$var wire 1 .) not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 Q( Y $end
|
|
$var wire 1 S( A $end
|
|
$var wire 1 ?& B $end
|
|
$var supply1 1 /) VPWR $end
|
|
$var supply0 1 0) VGND $end
|
|
$var supply1 1 1) VPB $end
|
|
$var supply0 1 2) VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 Q( Y $end
|
|
$var wire 1 S( A $end
|
|
$var wire 1 ?& B $end
|
|
$var wire 1 3) nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_2__1 $end
|
|
$var wire 1 S( X $end
|
|
$var wire 1 @& A $end
|
|
$var supply1 1 4) VPWR $end
|
|
$var supply0 1 5) VGND $end
|
|
$var supply1 1 6) VPB $end
|
|
$var supply0 1 7) VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 S( X $end
|
|
$var wire 1 @& A $end
|
|
$var wire 1 8) buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 j# in [0] $end
|
|
$var wire 1 m# in [1] $end
|
|
$var wire 1 p# in [2] $end
|
|
$var wire 1 K( mem [0] $end
|
|
$var wire 1 L( mem [1] $end
|
|
$var wire 1 M( mem [2] $end
|
|
$var wire 1 N( mem_inv [0] $end
|
|
$var wire 1 O( mem_inv [1] $end
|
|
$var wire 1 P( mem_inv [2] $end
|
|
$var wire 1 W( out [0] $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 W( Z $end
|
|
$var wire 1 j# Q1 $end
|
|
$var wire 1 m# Q2 $end
|
|
$var wire 1 p# Q3 $end
|
|
$var wire 1 K( S0 $end
|
|
$var wire 1 N( S0B $end
|
|
$var wire 1 L( S1 $end
|
|
$var wire 1 O( S1B $end
|
|
$var wire 1 M( S2 $end
|
|
$var wire 1 P( S2B $end
|
|
$var wire 1 9) Q1__bar $end
|
|
$var wire 1 :) Q2__bar $end
|
|
$var wire 1 ;) Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 W( in [0] $end
|
|
$var wire 1 t# in [1] $end
|
|
$var wire 1 Y( in [2] $end
|
|
$var wire 1 Q( mem [0] $end
|
|
$var wire 1 R( mem [1] $end
|
|
$var wire 1 S( mem [2] $end
|
|
$var wire 1 T( mem_inv [0] $end
|
|
$var wire 1 U( mem_inv [1] $end
|
|
$var wire 1 V( mem_inv [2] $end
|
|
$var wire 1 X( out [0] $end
|
|
$var wire 1 }& p0 $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 X( Z $end
|
|
$var wire 1 W( Q1 $end
|
|
$var wire 1 t# Q2 $end
|
|
$var wire 1 }& Q3 $end
|
|
$var wire 1 Q( S0 $end
|
|
$var wire 1 T( S0B $end
|
|
$var wire 1 R( S1 $end
|
|
$var wire 1 U( S1B $end
|
|
$var wire 1 S( S2 $end
|
|
$var wire 1 V( S2B $end
|
|
$var wire 1 <) Q1__bar $end
|
|
$var wire 1 =) Q2__bar $end
|
|
$var wire 1 >) Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_85 $end
|
|
$var wire 1 =$ Y $end
|
|
$var wire 1 Z( A $end
|
|
$var supply1 1 ?) VPWR $end
|
|
$var supply0 1 @) VGND $end
|
|
$var supply1 1 A) VPB $end
|
|
$var supply0 1 B) VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 =$ Y $end
|
|
$var wire 1 Z( A $end
|
|
$var wire 1 C) not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_86 $end
|
|
$var wire 1 Z( Y $end
|
|
$var wire 1 X( A $end
|
|
$var supply1 1 D) VPWR $end
|
|
$var supply0 1 E) VGND $end
|
|
$var supply1 1 F) VPB $end
|
|
$var supply0 1 G) VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 Z( Y $end
|
|
$var wire 1 X( A $end
|
|
$var wire 1 H) not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_bottom_track_3 $end
|
|
$var wire 1 k# in [0] $end
|
|
$var wire 1 n# in [1] $end
|
|
$var wire 1 q# in [2] $end
|
|
$var wire 1 u# in [3] $end
|
|
$var wire 1 I& sram [0] $end
|
|
$var wire 1 J& sram [1] $end
|
|
$var wire 1 K& sram [2] $end
|
|
$var wire 1 L& sram [3] $end
|
|
$var wire 1 ~& sram_inv [0] $end
|
|
$var wire 1 !' sram_inv [1] $end
|
|
$var wire 1 "' sram_inv [2] $end
|
|
$var wire 1 #' sram_inv [3] $end
|
|
$var wire 1 >$ out [0] $end
|
|
$var wire 1 }& p0 $end
|
|
$var wire 1 I) local_encoder2to3_0_data [0] $end
|
|
$var wire 1 J) local_encoder2to3_0_data [1] $end
|
|
$var wire 1 K) local_encoder2to3_0_data [2] $end
|
|
$var wire 1 L) local_encoder2to3_0_data_inv [0] $end
|
|
$var wire 1 M) local_encoder2to3_0_data_inv [1] $end
|
|
$var wire 1 N) local_encoder2to3_0_data_inv [2] $end
|
|
$var wire 1 O) local_encoder2to3_1_data [0] $end
|
|
$var wire 1 P) local_encoder2to3_1_data [1] $end
|
|
$var wire 1 Q) local_encoder2to3_1_data [2] $end
|
|
$var wire 1 R) local_encoder2to3_1_data_inv [0] $end
|
|
$var wire 1 S) local_encoder2to3_1_data_inv [1] $end
|
|
$var wire 1 T) local_encoder2to3_1_data_inv [2] $end
|
|
$var wire 1 U) mux_2level_tapbuf_basis_input3_mem3_0_out [0] $end
|
|
$var wire 1 V) mux_2level_tapbuf_basis_input3_mem3_1_out [0] $end
|
|
$var wire 1 W) SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 X) BUF_net_88 $end
|
|
|
|
$scope module local_encoder2to3_0_ $end
|
|
$var wire 1 I& addr [0] $end
|
|
$var wire 1 J& addr [1] $end
|
|
$var wire 1 I) data [0] $end
|
|
$var wire 1 J) data [1] $end
|
|
$var wire 1 K) data [2] $end
|
|
$var wire 1 L) data_inv [0] $end
|
|
$var wire 1 M) data_inv [1] $end
|
|
$var wire 1 N) data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 L) Y $end
|
|
$var wire 1 I) A $end
|
|
$var supply1 1 Y) VPWR $end
|
|
$var supply0 1 Z) VGND $end
|
|
$var supply1 1 [) VPB $end
|
|
$var supply0 1 \) VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 L) Y $end
|
|
$var wire 1 I) A $end
|
|
$var wire 1 ]) not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 J) Y $end
|
|
$var wire 1 M) A $end
|
|
$var supply1 1 ^) VPWR $end
|
|
$var supply0 1 _) VGND $end
|
|
$var supply1 1 `) VPB $end
|
|
$var supply0 1 a) VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 J) Y $end
|
|
$var wire 1 M) A $end
|
|
$var wire 1 b) not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 M) Y $end
|
|
$var wire 1 I& A $end
|
|
$var wire 1 N) B $end
|
|
$var supply1 1 c) VPWR $end
|
|
$var supply0 1 d) VGND $end
|
|
$var supply1 1 e) VPB $end
|
|
$var supply0 1 f) VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 M) Y $end
|
|
$var wire 1 I& A $end
|
|
$var wire 1 N) B $end
|
|
$var wire 1 g) nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 N) Y $end
|
|
$var wire 1 K) A $end
|
|
$var supply1 1 h) VPWR $end
|
|
$var supply0 1 i) VGND $end
|
|
$var supply1 1 j) VPB $end
|
|
$var supply0 1 k) VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 N) Y $end
|
|
$var wire 1 K) A $end
|
|
$var wire 1 l) not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 I) Y $end
|
|
$var wire 1 K) A $end
|
|
$var wire 1 I& B $end
|
|
$var supply1 1 m) VPWR $end
|
|
$var supply0 1 n) VGND $end
|
|
$var supply1 1 o) VPB $end
|
|
$var supply0 1 p) VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 I) Y $end
|
|
$var wire 1 K) A $end
|
|
$var wire 1 I& B $end
|
|
$var wire 1 q) nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_3__2 $end
|
|
$var wire 1 K) X $end
|
|
$var wire 1 J& A $end
|
|
$var supply1 1 r) VPWR $end
|
|
$var supply0 1 s) VGND $end
|
|
$var supply1 1 t) VPB $end
|
|
$var supply0 1 u) VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 K) X $end
|
|
$var wire 1 J& A $end
|
|
$var wire 1 v) buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module local_encoder2to3_1_ $end
|
|
$var wire 1 K& addr [0] $end
|
|
$var wire 1 L& addr [1] $end
|
|
$var wire 1 O) data [0] $end
|
|
$var wire 1 P) data [1] $end
|
|
$var wire 1 Q) data [2] $end
|
|
$var wire 1 R) data_inv [0] $end
|
|
$var wire 1 S) data_inv [1] $end
|
|
$var wire 1 T) data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 R) Y $end
|
|
$var wire 1 O) A $end
|
|
$var supply1 1 w) VPWR $end
|
|
$var supply0 1 x) VGND $end
|
|
$var supply1 1 y) VPB $end
|
|
$var supply0 1 z) VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 R) Y $end
|
|
$var wire 1 O) A $end
|
|
$var wire 1 {) not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 P) Y $end
|
|
$var wire 1 S) A $end
|
|
$var supply1 1 |) VPWR $end
|
|
$var supply0 1 }) VGND $end
|
|
$var supply1 1 ~) VPB $end
|
|
$var supply0 1 !* VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 P) Y $end
|
|
$var wire 1 S) A $end
|
|
$var wire 1 "* not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 S) Y $end
|
|
$var wire 1 K& A $end
|
|
$var wire 1 T) B $end
|
|
$var supply1 1 #* VPWR $end
|
|
$var supply0 1 $* VGND $end
|
|
$var supply1 1 %* VPB $end
|
|
$var supply0 1 &* VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 S) Y $end
|
|
$var wire 1 K& A $end
|
|
$var wire 1 T) B $end
|
|
$var wire 1 '* nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 T) Y $end
|
|
$var wire 1 Q) A $end
|
|
$var supply1 1 (* VPWR $end
|
|
$var supply0 1 )* VGND $end
|
|
$var supply1 1 ** VPB $end
|
|
$var supply0 1 +* VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 T) Y $end
|
|
$var wire 1 Q) A $end
|
|
$var wire 1 ,* not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 O) Y $end
|
|
$var wire 1 Q) A $end
|
|
$var wire 1 K& B $end
|
|
$var supply1 1 -* VPWR $end
|
|
$var supply0 1 .* VGND $end
|
|
$var supply1 1 /* VPB $end
|
|
$var supply0 1 0* VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 O) Y $end
|
|
$var wire 1 Q) A $end
|
|
$var wire 1 K& B $end
|
|
$var wire 1 1* nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_4__3 $end
|
|
$var wire 1 Q) X $end
|
|
$var wire 1 L& A $end
|
|
$var supply1 1 2* VPWR $end
|
|
$var supply0 1 3* VGND $end
|
|
$var supply1 1 4* VPB $end
|
|
$var supply0 1 5* VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 Q) X $end
|
|
$var wire 1 L& A $end
|
|
$var wire 1 6* buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 k# in [0] $end
|
|
$var wire 1 n# in [1] $end
|
|
$var wire 1 q# in [2] $end
|
|
$var wire 1 I) mem [0] $end
|
|
$var wire 1 J) mem [1] $end
|
|
$var wire 1 K) mem [2] $end
|
|
$var wire 1 L) mem_inv [0] $end
|
|
$var wire 1 M) mem_inv [1] $end
|
|
$var wire 1 N) mem_inv [2] $end
|
|
$var wire 1 U) out [0] $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 U) Z $end
|
|
$var wire 1 k# Q1 $end
|
|
$var wire 1 n# Q2 $end
|
|
$var wire 1 q# Q3 $end
|
|
$var wire 1 I) S0 $end
|
|
$var wire 1 L) S0B $end
|
|
$var wire 1 J) S1 $end
|
|
$var wire 1 M) S1B $end
|
|
$var wire 1 K) S2 $end
|
|
$var wire 1 N) S2B $end
|
|
$var wire 1 7* Q1__bar $end
|
|
$var wire 1 8* Q2__bar $end
|
|
$var wire 1 9* Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 U) in [0] $end
|
|
$var wire 1 u# in [1] $end
|
|
$var wire 1 W) in [2] $end
|
|
$var wire 1 O) mem [0] $end
|
|
$var wire 1 P) mem [1] $end
|
|
$var wire 1 Q) mem [2] $end
|
|
$var wire 1 R) mem_inv [0] $end
|
|
$var wire 1 S) mem_inv [1] $end
|
|
$var wire 1 T) mem_inv [2] $end
|
|
$var wire 1 V) out [0] $end
|
|
$var wire 1 }& p0 $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 V) Z $end
|
|
$var wire 1 U) Q1 $end
|
|
$var wire 1 u# Q2 $end
|
|
$var wire 1 }& Q3 $end
|
|
$var wire 1 O) S0 $end
|
|
$var wire 1 R) S0B $end
|
|
$var wire 1 P) S1 $end
|
|
$var wire 1 S) S1B $end
|
|
$var wire 1 Q) S2 $end
|
|
$var wire 1 T) S2B $end
|
|
$var wire 1 :* Q1__bar $end
|
|
$var wire 1 ;* Q2__bar $end
|
|
$var wire 1 <* Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_87 $end
|
|
$var wire 1 >$ Y $end
|
|
$var wire 1 X) A $end
|
|
$var supply1 1 =* VPWR $end
|
|
$var supply0 1 >* VGND $end
|
|
$var supply1 1 ?* VPB $end
|
|
$var supply0 1 @* VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 >$ Y $end
|
|
$var wire 1 X) A $end
|
|
$var wire 1 A* not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_88 $end
|
|
$var wire 1 X) Y $end
|
|
$var wire 1 V) A $end
|
|
$var supply1 1 B* VPWR $end
|
|
$var supply0 1 C* VGND $end
|
|
$var supply1 1 D* VPB $end
|
|
$var supply0 1 E* VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 X) Y $end
|
|
$var wire 1 V) A $end
|
|
$var wire 1 F* not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_bottom_track_5 $end
|
|
$var wire 1 l# in [0] $end
|
|
$var wire 1 o# in [1] $end
|
|
$var wire 1 r# in [2] $end
|
|
$var wire 1 v# in [3] $end
|
|
$var wire 1 M& sram [0] $end
|
|
$var wire 1 N& sram [1] $end
|
|
$var wire 1 O& sram [2] $end
|
|
$var wire 1 P& sram [3] $end
|
|
$var wire 1 $' sram_inv [0] $end
|
|
$var wire 1 %' sram_inv [1] $end
|
|
$var wire 1 &' sram_inv [2] $end
|
|
$var wire 1 '' sram_inv [3] $end
|
|
$var wire 1 ?$ out [0] $end
|
|
$var wire 1 (' p0 $end
|
|
$var wire 1 G* local_encoder2to3_0_data [0] $end
|
|
$var wire 1 H* local_encoder2to3_0_data [1] $end
|
|
$var wire 1 I* local_encoder2to3_0_data [2] $end
|
|
$var wire 1 J* local_encoder2to3_0_data_inv [0] $end
|
|
$var wire 1 K* local_encoder2to3_0_data_inv [1] $end
|
|
$var wire 1 L* local_encoder2to3_0_data_inv [2] $end
|
|
$var wire 1 M* local_encoder2to3_1_data [0] $end
|
|
$var wire 1 N* local_encoder2to3_1_data [1] $end
|
|
$var wire 1 O* local_encoder2to3_1_data [2] $end
|
|
$var wire 1 P* local_encoder2to3_1_data_inv [0] $end
|
|
$var wire 1 Q* local_encoder2to3_1_data_inv [1] $end
|
|
$var wire 1 R* local_encoder2to3_1_data_inv [2] $end
|
|
$var wire 1 S* mux_2level_tapbuf_basis_input3_mem3_0_out [0] $end
|
|
$var wire 1 T* mux_2level_tapbuf_basis_input3_mem3_1_out [0] $end
|
|
$var wire 1 U* SYNOPSYS_UNCONNECTED_1 $end
|
|
|
|
$scope module local_encoder2to3_0_ $end
|
|
$var wire 1 M& addr [0] $end
|
|
$var wire 1 N& addr [1] $end
|
|
$var wire 1 G* data [0] $end
|
|
$var wire 1 H* data [1] $end
|
|
$var wire 1 I* data [2] $end
|
|
$var wire 1 J* data_inv [0] $end
|
|
$var wire 1 K* data_inv [1] $end
|
|
$var wire 1 L* data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 J* Y $end
|
|
$var wire 1 G* A $end
|
|
$var supply1 1 V* VPWR $end
|
|
$var supply0 1 W* VGND $end
|
|
$var supply1 1 X* VPB $end
|
|
$var supply0 1 Y* VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 J* Y $end
|
|
$var wire 1 G* A $end
|
|
$var wire 1 Z* not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 H* Y $end
|
|
$var wire 1 K* A $end
|
|
$var supply1 1 [* VPWR $end
|
|
$var supply0 1 \* VGND $end
|
|
$var supply1 1 ]* VPB $end
|
|
$var supply0 1 ^* VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 H* Y $end
|
|
$var wire 1 K* A $end
|
|
$var wire 1 _* not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 K* Y $end
|
|
$var wire 1 M& A $end
|
|
$var wire 1 L* B $end
|
|
$var supply1 1 `* VPWR $end
|
|
$var supply0 1 a* VGND $end
|
|
$var supply1 1 b* VPB $end
|
|
$var supply0 1 c* VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 K* Y $end
|
|
$var wire 1 M& A $end
|
|
$var wire 1 L* B $end
|
|
$var wire 1 d* nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 L* Y $end
|
|
$var wire 1 I* A $end
|
|
$var supply1 1 e* VPWR $end
|
|
$var supply0 1 f* VGND $end
|
|
$var supply1 1 g* VPB $end
|
|
$var supply0 1 h* VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 L* Y $end
|
|
$var wire 1 I* A $end
|
|
$var wire 1 i* not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 G* Y $end
|
|
$var wire 1 I* A $end
|
|
$var wire 1 M& B $end
|
|
$var supply1 1 j* VPWR $end
|
|
$var supply0 1 k* VGND $end
|
|
$var supply1 1 l* VPB $end
|
|
$var supply0 1 m* VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 G* Y $end
|
|
$var wire 1 I* A $end
|
|
$var wire 1 M& B $end
|
|
$var wire 1 n* nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_5__4 $end
|
|
$var wire 1 I* X $end
|
|
$var wire 1 N& A $end
|
|
$var supply1 1 o* VPWR $end
|
|
$var supply0 1 p* VGND $end
|
|
$var supply1 1 q* VPB $end
|
|
$var supply0 1 r* VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 I* X $end
|
|
$var wire 1 N& A $end
|
|
$var wire 1 s* buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module local_encoder2to3_1_ $end
|
|
$var wire 1 O& addr [0] $end
|
|
$var wire 1 P& addr [1] $end
|
|
$var wire 1 M* data [0] $end
|
|
$var wire 1 N* data [1] $end
|
|
$var wire 1 O* data [2] $end
|
|
$var wire 1 P* data_inv [0] $end
|
|
$var wire 1 Q* data_inv [1] $end
|
|
$var wire 1 R* data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 P* Y $end
|
|
$var wire 1 M* A $end
|
|
$var supply1 1 t* VPWR $end
|
|
$var supply0 1 u* VGND $end
|
|
$var supply1 1 v* VPB $end
|
|
$var supply0 1 w* VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 P* Y $end
|
|
$var wire 1 M* A $end
|
|
$var wire 1 x* not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 N* Y $end
|
|
$var wire 1 Q* A $end
|
|
$var supply1 1 y* VPWR $end
|
|
$var supply0 1 z* VGND $end
|
|
$var supply1 1 {* VPB $end
|
|
$var supply0 1 |* VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 N* Y $end
|
|
$var wire 1 Q* A $end
|
|
$var wire 1 }* not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 Q* Y $end
|
|
$var wire 1 O& A $end
|
|
$var wire 1 R* B $end
|
|
$var supply1 1 ~* VPWR $end
|
|
$var supply0 1 !+ VGND $end
|
|
$var supply1 1 "+ VPB $end
|
|
$var supply0 1 #+ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 Q* Y $end
|
|
$var wire 1 O& A $end
|
|
$var wire 1 R* B $end
|
|
$var wire 1 $+ nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 R* Y $end
|
|
$var wire 1 O* A $end
|
|
$var supply1 1 %+ VPWR $end
|
|
$var supply0 1 &+ VGND $end
|
|
$var supply1 1 '+ VPB $end
|
|
$var supply0 1 (+ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 R* Y $end
|
|
$var wire 1 O* A $end
|
|
$var wire 1 )+ not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 M* Y $end
|
|
$var wire 1 O* A $end
|
|
$var wire 1 O& B $end
|
|
$var supply1 1 *+ VPWR $end
|
|
$var supply0 1 ++ VGND $end
|
|
$var supply1 1 ,+ VPB $end
|
|
$var supply0 1 -+ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 M* Y $end
|
|
$var wire 1 O* A $end
|
|
$var wire 1 O& B $end
|
|
$var wire 1 .+ nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_6__5 $end
|
|
$var wire 1 O* X $end
|
|
$var wire 1 P& A $end
|
|
$var supply1 1 /+ VPWR $end
|
|
$var supply0 1 0+ VGND $end
|
|
$var supply1 1 1+ VPB $end
|
|
$var supply0 1 2+ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 O* X $end
|
|
$var wire 1 P& A $end
|
|
$var wire 1 3+ buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 l# in [0] $end
|
|
$var wire 1 o# in [1] $end
|
|
$var wire 1 r# in [2] $end
|
|
$var wire 1 G* mem [0] $end
|
|
$var wire 1 H* mem [1] $end
|
|
$var wire 1 I* mem [2] $end
|
|
$var wire 1 J* mem_inv [0] $end
|
|
$var wire 1 K* mem_inv [1] $end
|
|
$var wire 1 L* mem_inv [2] $end
|
|
$var wire 1 S* out [0] $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 S* Z $end
|
|
$var wire 1 l# Q1 $end
|
|
$var wire 1 o# Q2 $end
|
|
$var wire 1 r# Q3 $end
|
|
$var wire 1 G* S0 $end
|
|
$var wire 1 J* S0B $end
|
|
$var wire 1 H* S1 $end
|
|
$var wire 1 K* S1B $end
|
|
$var wire 1 I* S2 $end
|
|
$var wire 1 L* S2B $end
|
|
$var wire 1 4+ Q1__bar $end
|
|
$var wire 1 5+ Q2__bar $end
|
|
$var wire 1 6+ Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 S* in [0] $end
|
|
$var wire 1 v# in [1] $end
|
|
$var wire 1 U* in [2] $end
|
|
$var wire 1 M* mem [0] $end
|
|
$var wire 1 N* mem [1] $end
|
|
$var wire 1 O* mem [2] $end
|
|
$var wire 1 P* mem_inv [0] $end
|
|
$var wire 1 Q* mem_inv [1] $end
|
|
$var wire 1 R* mem_inv [2] $end
|
|
$var wire 1 T* out [0] $end
|
|
$var wire 1 (' p0 $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 T* Z $end
|
|
$var wire 1 S* Q1 $end
|
|
$var wire 1 v# Q2 $end
|
|
$var wire 1 (' Q3 $end
|
|
$var wire 1 M* S0 $end
|
|
$var wire 1 P* S0B $end
|
|
$var wire 1 N* S1 $end
|
|
$var wire 1 Q* S1B $end
|
|
$var wire 1 O* S2 $end
|
|
$var wire 1 R* S2B $end
|
|
$var wire 1 7+ Q1__bar $end
|
|
$var wire 1 8+ Q2__bar $end
|
|
$var wire 1 9+ Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BUFT_RR_89 $end
|
|
$var wire 1 ?$ X $end
|
|
$var wire 1 T* A $end
|
|
$var supply1 1 :+ VPWR $end
|
|
$var supply0 1 ;+ VGND $end
|
|
$var supply1 1 <+ VPB $end
|
|
$var supply0 1 =+ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ?$ X $end
|
|
$var wire 1 T* A $end
|
|
$var wire 1 >+ buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_bottom_track_7 $end
|
|
$var wire 1 j# in [0] $end
|
|
$var wire 1 m# in [1] $end
|
|
$var wire 1 p# in [2] $end
|
|
$var wire 1 w# in [3] $end
|
|
$var wire 1 Q& sram [0] $end
|
|
$var wire 1 R& sram [1] $end
|
|
$var wire 1 S& sram [2] $end
|
|
$var wire 1 T& sram [3] $end
|
|
$var wire 1 )' sram_inv [0] $end
|
|
$var wire 1 *' sram_inv [1] $end
|
|
$var wire 1 +' sram_inv [2] $end
|
|
$var wire 1 ,' sram_inv [3] $end
|
|
$var wire 1 @$ out [0] $end
|
|
$var wire 1 }& p0 $end
|
|
$var wire 1 ?+ local_encoder2to3_0_data [0] $end
|
|
$var wire 1 @+ local_encoder2to3_0_data [1] $end
|
|
$var wire 1 A+ local_encoder2to3_0_data [2] $end
|
|
$var wire 1 B+ local_encoder2to3_0_data_inv [0] $end
|
|
$var wire 1 C+ local_encoder2to3_0_data_inv [1] $end
|
|
$var wire 1 D+ local_encoder2to3_0_data_inv [2] $end
|
|
$var wire 1 E+ local_encoder2to3_1_data [0] $end
|
|
$var wire 1 F+ local_encoder2to3_1_data [1] $end
|
|
$var wire 1 G+ local_encoder2to3_1_data [2] $end
|
|
$var wire 1 H+ local_encoder2to3_1_data_inv [0] $end
|
|
$var wire 1 I+ local_encoder2to3_1_data_inv [1] $end
|
|
$var wire 1 J+ local_encoder2to3_1_data_inv [2] $end
|
|
$var wire 1 K+ mux_2level_tapbuf_basis_input3_mem3_0_out [0] $end
|
|
$var wire 1 L+ mux_2level_tapbuf_basis_input3_mem3_1_out [0] $end
|
|
$var wire 1 M+ SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 N+ BUF_net_91 $end
|
|
|
|
$scope module local_encoder2to3_0_ $end
|
|
$var wire 1 Q& addr [0] $end
|
|
$var wire 1 R& addr [1] $end
|
|
$var wire 1 ?+ data [0] $end
|
|
$var wire 1 @+ data [1] $end
|
|
$var wire 1 A+ data [2] $end
|
|
$var wire 1 B+ data_inv [0] $end
|
|
$var wire 1 C+ data_inv [1] $end
|
|
$var wire 1 D+ data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 B+ Y $end
|
|
$var wire 1 ?+ A $end
|
|
$var supply1 1 O+ VPWR $end
|
|
$var supply0 1 P+ VGND $end
|
|
$var supply1 1 Q+ VPB $end
|
|
$var supply0 1 R+ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 B+ Y $end
|
|
$var wire 1 ?+ A $end
|
|
$var wire 1 S+ not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 @+ Y $end
|
|
$var wire 1 C+ A $end
|
|
$var supply1 1 T+ VPWR $end
|
|
$var supply0 1 U+ VGND $end
|
|
$var supply1 1 V+ VPB $end
|
|
$var supply0 1 W+ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 @+ Y $end
|
|
$var wire 1 C+ A $end
|
|
$var wire 1 X+ not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 C+ Y $end
|
|
$var wire 1 Q& A $end
|
|
$var wire 1 D+ B $end
|
|
$var supply1 1 Y+ VPWR $end
|
|
$var supply0 1 Z+ VGND $end
|
|
$var supply1 1 [+ VPB $end
|
|
$var supply0 1 \+ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 C+ Y $end
|
|
$var wire 1 Q& A $end
|
|
$var wire 1 D+ B $end
|
|
$var wire 1 ]+ nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 D+ Y $end
|
|
$var wire 1 A+ A $end
|
|
$var supply1 1 ^+ VPWR $end
|
|
$var supply0 1 _+ VGND $end
|
|
$var supply1 1 `+ VPB $end
|
|
$var supply0 1 a+ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 D+ Y $end
|
|
$var wire 1 A+ A $end
|
|
$var wire 1 b+ not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 ?+ Y $end
|
|
$var wire 1 A+ A $end
|
|
$var wire 1 Q& B $end
|
|
$var supply1 1 c+ VPWR $end
|
|
$var supply0 1 d+ VGND $end
|
|
$var supply1 1 e+ VPB $end
|
|
$var supply0 1 f+ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ?+ Y $end
|
|
$var wire 1 A+ A $end
|
|
$var wire 1 Q& B $end
|
|
$var wire 1 g+ nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_7__6 $end
|
|
$var wire 1 A+ X $end
|
|
$var wire 1 R& A $end
|
|
$var supply1 1 h+ VPWR $end
|
|
$var supply0 1 i+ VGND $end
|
|
$var supply1 1 j+ VPB $end
|
|
$var supply0 1 k+ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 A+ X $end
|
|
$var wire 1 R& A $end
|
|
$var wire 1 l+ buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module local_encoder2to3_1_ $end
|
|
$var wire 1 S& addr [0] $end
|
|
$var wire 1 T& addr [1] $end
|
|
$var wire 1 E+ data [0] $end
|
|
$var wire 1 F+ data [1] $end
|
|
$var wire 1 G+ data [2] $end
|
|
$var wire 1 H+ data_inv [0] $end
|
|
$var wire 1 I+ data_inv [1] $end
|
|
$var wire 1 J+ data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 H+ Y $end
|
|
$var wire 1 E+ A $end
|
|
$var supply1 1 m+ VPWR $end
|
|
$var supply0 1 n+ VGND $end
|
|
$var supply1 1 o+ VPB $end
|
|
$var supply0 1 p+ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 H+ Y $end
|
|
$var wire 1 E+ A $end
|
|
$var wire 1 q+ not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 F+ Y $end
|
|
$var wire 1 I+ A $end
|
|
$var supply1 1 r+ VPWR $end
|
|
$var supply0 1 s+ VGND $end
|
|
$var supply1 1 t+ VPB $end
|
|
$var supply0 1 u+ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 F+ Y $end
|
|
$var wire 1 I+ A $end
|
|
$var wire 1 v+ not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 I+ Y $end
|
|
$var wire 1 S& A $end
|
|
$var wire 1 J+ B $end
|
|
$var supply1 1 w+ VPWR $end
|
|
$var supply0 1 x+ VGND $end
|
|
$var supply1 1 y+ VPB $end
|
|
$var supply0 1 z+ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 I+ Y $end
|
|
$var wire 1 S& A $end
|
|
$var wire 1 J+ B $end
|
|
$var wire 1 {+ nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 J+ Y $end
|
|
$var wire 1 G+ A $end
|
|
$var supply1 1 |+ VPWR $end
|
|
$var supply0 1 }+ VGND $end
|
|
$var supply1 1 ~+ VPB $end
|
|
$var supply0 1 !, VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 J+ Y $end
|
|
$var wire 1 G+ A $end
|
|
$var wire 1 ", not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 E+ Y $end
|
|
$var wire 1 G+ A $end
|
|
$var wire 1 S& B $end
|
|
$var supply1 1 #, VPWR $end
|
|
$var supply0 1 $, VGND $end
|
|
$var supply1 1 %, VPB $end
|
|
$var supply0 1 &, VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 E+ Y $end
|
|
$var wire 1 G+ A $end
|
|
$var wire 1 S& B $end
|
|
$var wire 1 ', nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_8__7 $end
|
|
$var wire 1 G+ X $end
|
|
$var wire 1 T& A $end
|
|
$var supply1 1 (, VPWR $end
|
|
$var supply0 1 ), VGND $end
|
|
$var supply1 1 *, VPB $end
|
|
$var supply0 1 +, VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 G+ X $end
|
|
$var wire 1 T& A $end
|
|
$var wire 1 ,, buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 j# in [0] $end
|
|
$var wire 1 m# in [1] $end
|
|
$var wire 1 p# in [2] $end
|
|
$var wire 1 ?+ mem [0] $end
|
|
$var wire 1 @+ mem [1] $end
|
|
$var wire 1 A+ mem [2] $end
|
|
$var wire 1 B+ mem_inv [0] $end
|
|
$var wire 1 C+ mem_inv [1] $end
|
|
$var wire 1 D+ mem_inv [2] $end
|
|
$var wire 1 K+ out [0] $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 K+ Z $end
|
|
$var wire 1 j# Q1 $end
|
|
$var wire 1 m# Q2 $end
|
|
$var wire 1 p# Q3 $end
|
|
$var wire 1 ?+ S0 $end
|
|
$var wire 1 B+ S0B $end
|
|
$var wire 1 @+ S1 $end
|
|
$var wire 1 C+ S1B $end
|
|
$var wire 1 A+ S2 $end
|
|
$var wire 1 D+ S2B $end
|
|
$var wire 1 -, Q1__bar $end
|
|
$var wire 1 ., Q2__bar $end
|
|
$var wire 1 /, Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 K+ in [0] $end
|
|
$var wire 1 w# in [1] $end
|
|
$var wire 1 M+ in [2] $end
|
|
$var wire 1 E+ mem [0] $end
|
|
$var wire 1 F+ mem [1] $end
|
|
$var wire 1 G+ mem [2] $end
|
|
$var wire 1 H+ mem_inv [0] $end
|
|
$var wire 1 I+ mem_inv [1] $end
|
|
$var wire 1 J+ mem_inv [2] $end
|
|
$var wire 1 L+ out [0] $end
|
|
$var wire 1 }& p0 $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 L+ Z $end
|
|
$var wire 1 K+ Q1 $end
|
|
$var wire 1 w# Q2 $end
|
|
$var wire 1 }& Q3 $end
|
|
$var wire 1 E+ S0 $end
|
|
$var wire 1 H+ S0B $end
|
|
$var wire 1 F+ S1 $end
|
|
$var wire 1 I+ S1B $end
|
|
$var wire 1 G+ S2 $end
|
|
$var wire 1 J+ S2B $end
|
|
$var wire 1 0, Q1__bar $end
|
|
$var wire 1 1, Q2__bar $end
|
|
$var wire 1 2, Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_90 $end
|
|
$var wire 1 @$ Y $end
|
|
$var wire 1 N+ A $end
|
|
$var supply1 1 3, VPWR $end
|
|
$var supply0 1 4, VGND $end
|
|
$var supply1 1 5, VPB $end
|
|
$var supply0 1 6, VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 @$ Y $end
|
|
$var wire 1 N+ A $end
|
|
$var wire 1 7, not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_91 $end
|
|
$var wire 1 N+ Y $end
|
|
$var wire 1 L+ A $end
|
|
$var supply1 1 8, VPWR $end
|
|
$var supply0 1 9, VGND $end
|
|
$var supply1 1 :, VPB $end
|
|
$var supply0 1 ;, VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 N+ Y $end
|
|
$var wire 1 L+ A $end
|
|
$var wire 1 <, not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_bottom_track_9 $end
|
|
$var wire 1 k# in [0] $end
|
|
$var wire 1 n# in [1] $end
|
|
$var wire 1 q# in [2] $end
|
|
$var wire 1 x# in [3] $end
|
|
$var wire 1 U& sram [0] $end
|
|
$var wire 1 V& sram [1] $end
|
|
$var wire 1 W& sram [2] $end
|
|
$var wire 1 X& sram [3] $end
|
|
$var wire 1 -' sram_inv [0] $end
|
|
$var wire 1 .' sram_inv [1] $end
|
|
$var wire 1 /' sram_inv [2] $end
|
|
$var wire 1 0' sram_inv [3] $end
|
|
$var wire 1 A$ out [0] $end
|
|
$var wire 1 1' p0 $end
|
|
$var wire 1 =, local_encoder2to3_0_data [0] $end
|
|
$var wire 1 >, local_encoder2to3_0_data [1] $end
|
|
$var wire 1 ?, local_encoder2to3_0_data [2] $end
|
|
$var wire 1 @, local_encoder2to3_0_data_inv [0] $end
|
|
$var wire 1 A, local_encoder2to3_0_data_inv [1] $end
|
|
$var wire 1 B, local_encoder2to3_0_data_inv [2] $end
|
|
$var wire 1 C, local_encoder2to3_1_data [0] $end
|
|
$var wire 1 D, local_encoder2to3_1_data [1] $end
|
|
$var wire 1 E, local_encoder2to3_1_data [2] $end
|
|
$var wire 1 F, local_encoder2to3_1_data_inv [0] $end
|
|
$var wire 1 G, local_encoder2to3_1_data_inv [1] $end
|
|
$var wire 1 H, local_encoder2to3_1_data_inv [2] $end
|
|
$var wire 1 I, mux_2level_tapbuf_basis_input3_mem3_0_out [0] $end
|
|
$var wire 1 J, mux_2level_tapbuf_basis_input3_mem3_1_out [0] $end
|
|
$var wire 1 K, SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 L, BUF_net_93 $end
|
|
|
|
$scope module local_encoder2to3_0_ $end
|
|
$var wire 1 U& addr [0] $end
|
|
$var wire 1 V& addr [1] $end
|
|
$var wire 1 =, data [0] $end
|
|
$var wire 1 >, data [1] $end
|
|
$var wire 1 ?, data [2] $end
|
|
$var wire 1 @, data_inv [0] $end
|
|
$var wire 1 A, data_inv [1] $end
|
|
$var wire 1 B, data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 @, Y $end
|
|
$var wire 1 =, A $end
|
|
$var supply1 1 M, VPWR $end
|
|
$var supply0 1 N, VGND $end
|
|
$var supply1 1 O, VPB $end
|
|
$var supply0 1 P, VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 @, Y $end
|
|
$var wire 1 =, A $end
|
|
$var wire 1 Q, not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 >, Y $end
|
|
$var wire 1 A, A $end
|
|
$var supply1 1 R, VPWR $end
|
|
$var supply0 1 S, VGND $end
|
|
$var supply1 1 T, VPB $end
|
|
$var supply0 1 U, VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 >, Y $end
|
|
$var wire 1 A, A $end
|
|
$var wire 1 V, not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 A, Y $end
|
|
$var wire 1 U& A $end
|
|
$var wire 1 B, B $end
|
|
$var supply1 1 W, VPWR $end
|
|
$var supply0 1 X, VGND $end
|
|
$var supply1 1 Y, VPB $end
|
|
$var supply0 1 Z, VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 A, Y $end
|
|
$var wire 1 U& A $end
|
|
$var wire 1 B, B $end
|
|
$var wire 1 [, nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 B, Y $end
|
|
$var wire 1 ?, A $end
|
|
$var supply1 1 \, VPWR $end
|
|
$var supply0 1 ], VGND $end
|
|
$var supply1 1 ^, VPB $end
|
|
$var supply0 1 _, VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 B, Y $end
|
|
$var wire 1 ?, A $end
|
|
$var wire 1 `, not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 =, Y $end
|
|
$var wire 1 ?, A $end
|
|
$var wire 1 U& B $end
|
|
$var supply1 1 a, VPWR $end
|
|
$var supply0 1 b, VGND $end
|
|
$var supply1 1 c, VPB $end
|
|
$var supply0 1 d, VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 =, Y $end
|
|
$var wire 1 ?, A $end
|
|
$var wire 1 U& B $end
|
|
$var wire 1 e, nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_9__8 $end
|
|
$var wire 1 ?, X $end
|
|
$var wire 1 V& A $end
|
|
$var supply1 1 f, VPWR $end
|
|
$var supply0 1 g, VGND $end
|
|
$var supply1 1 h, VPB $end
|
|
$var supply0 1 i, VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ?, X $end
|
|
$var wire 1 V& A $end
|
|
$var wire 1 j, buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module local_encoder2to3_1_ $end
|
|
$var wire 1 W& addr [0] $end
|
|
$var wire 1 X& addr [1] $end
|
|
$var wire 1 C, data [0] $end
|
|
$var wire 1 D, data [1] $end
|
|
$var wire 1 E, data [2] $end
|
|
$var wire 1 F, data_inv [0] $end
|
|
$var wire 1 G, data_inv [1] $end
|
|
$var wire 1 H, data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 F, Y $end
|
|
$var wire 1 C, A $end
|
|
$var supply1 1 k, VPWR $end
|
|
$var supply0 1 l, VGND $end
|
|
$var supply1 1 m, VPB $end
|
|
$var supply0 1 n, VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 F, Y $end
|
|
$var wire 1 C, A $end
|
|
$var wire 1 o, not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 D, Y $end
|
|
$var wire 1 G, A $end
|
|
$var supply1 1 p, VPWR $end
|
|
$var supply0 1 q, VGND $end
|
|
$var supply1 1 r, VPB $end
|
|
$var supply0 1 s, VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 D, Y $end
|
|
$var wire 1 G, A $end
|
|
$var wire 1 t, not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 G, Y $end
|
|
$var wire 1 W& A $end
|
|
$var wire 1 H, B $end
|
|
$var supply1 1 u, VPWR $end
|
|
$var supply0 1 v, VGND $end
|
|
$var supply1 1 w, VPB $end
|
|
$var supply0 1 x, VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 G, Y $end
|
|
$var wire 1 W& A $end
|
|
$var wire 1 H, B $end
|
|
$var wire 1 y, nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 H, Y $end
|
|
$var wire 1 E, A $end
|
|
$var supply1 1 z, VPWR $end
|
|
$var supply0 1 {, VGND $end
|
|
$var supply1 1 |, VPB $end
|
|
$var supply0 1 }, VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 H, Y $end
|
|
$var wire 1 E, A $end
|
|
$var wire 1 ~, not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 C, Y $end
|
|
$var wire 1 E, A $end
|
|
$var wire 1 W& B $end
|
|
$var supply1 1 !- VPWR $end
|
|
$var supply0 1 "- VGND $end
|
|
$var supply1 1 #- VPB $end
|
|
$var supply0 1 $- VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 C, Y $end
|
|
$var wire 1 E, A $end
|
|
$var wire 1 W& B $end
|
|
$var wire 1 %- nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_10__9 $end
|
|
$var wire 1 E, X $end
|
|
$var wire 1 X& A $end
|
|
$var supply1 1 &- VPWR $end
|
|
$var supply0 1 '- VGND $end
|
|
$var supply1 1 (- VPB $end
|
|
$var supply0 1 )- VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 E, X $end
|
|
$var wire 1 X& A $end
|
|
$var wire 1 *- buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 k# in [0] $end
|
|
$var wire 1 n# in [1] $end
|
|
$var wire 1 q# in [2] $end
|
|
$var wire 1 =, mem [0] $end
|
|
$var wire 1 >, mem [1] $end
|
|
$var wire 1 ?, mem [2] $end
|
|
$var wire 1 @, mem_inv [0] $end
|
|
$var wire 1 A, mem_inv [1] $end
|
|
$var wire 1 B, mem_inv [2] $end
|
|
$var wire 1 I, out [0] $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 I, Z $end
|
|
$var wire 1 k# Q1 $end
|
|
$var wire 1 n# Q2 $end
|
|
$var wire 1 q# Q3 $end
|
|
$var wire 1 =, S0 $end
|
|
$var wire 1 @, S0B $end
|
|
$var wire 1 >, S1 $end
|
|
$var wire 1 A, S1B $end
|
|
$var wire 1 ?, S2 $end
|
|
$var wire 1 B, S2B $end
|
|
$var wire 1 +- Q1__bar $end
|
|
$var wire 1 ,- Q2__bar $end
|
|
$var wire 1 -- Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 I, in [0] $end
|
|
$var wire 1 x# in [1] $end
|
|
$var wire 1 K, in [2] $end
|
|
$var wire 1 C, mem [0] $end
|
|
$var wire 1 D, mem [1] $end
|
|
$var wire 1 E, mem [2] $end
|
|
$var wire 1 F, mem_inv [0] $end
|
|
$var wire 1 G, mem_inv [1] $end
|
|
$var wire 1 H, mem_inv [2] $end
|
|
$var wire 1 J, out [0] $end
|
|
$var wire 1 1' p0 $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 J, Z $end
|
|
$var wire 1 I, Q1 $end
|
|
$var wire 1 x# Q2 $end
|
|
$var wire 1 1' Q3 $end
|
|
$var wire 1 C, S0 $end
|
|
$var wire 1 F, S0B $end
|
|
$var wire 1 D, S1 $end
|
|
$var wire 1 G, S1B $end
|
|
$var wire 1 E, S2 $end
|
|
$var wire 1 H, S2B $end
|
|
$var wire 1 .- Q1__bar $end
|
|
$var wire 1 /- Q2__bar $end
|
|
$var wire 1 0- Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_92 $end
|
|
$var wire 1 A$ Y $end
|
|
$var wire 1 L, A $end
|
|
$var supply1 1 1- VPWR $end
|
|
$var supply0 1 2- VGND $end
|
|
$var supply1 1 3- VPB $end
|
|
$var supply0 1 4- VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 A$ Y $end
|
|
$var wire 1 L, A $end
|
|
$var wire 1 5- not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_93 $end
|
|
$var wire 1 L, Y $end
|
|
$var wire 1 J, A $end
|
|
$var supply1 1 6- VPWR $end
|
|
$var supply0 1 7- VGND $end
|
|
$var supply1 1 8- VPB $end
|
|
$var supply0 1 9- VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 L, Y $end
|
|
$var wire 1 J, A $end
|
|
$var wire 1 :- not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_bottom_track_11 $end
|
|
$var wire 1 l# in [0] $end
|
|
$var wire 1 o# in [1] $end
|
|
$var wire 1 r# in [2] $end
|
|
$var wire 1 y# in [3] $end
|
|
$var wire 1 Y& sram [0] $end
|
|
$var wire 1 Z& sram [1] $end
|
|
$var wire 1 [& sram [2] $end
|
|
$var wire 1 \& sram [3] $end
|
|
$var wire 1 2' sram_inv [0] $end
|
|
$var wire 1 3' sram_inv [1] $end
|
|
$var wire 1 4' sram_inv [2] $end
|
|
$var wire 1 5' sram_inv [3] $end
|
|
$var wire 1 B$ out [0] $end
|
|
$var wire 1 (' p0 $end
|
|
$var wire 1 ;- local_encoder2to3_0_data [0] $end
|
|
$var wire 1 <- local_encoder2to3_0_data [1] $end
|
|
$var wire 1 =- local_encoder2to3_0_data [2] $end
|
|
$var wire 1 >- local_encoder2to3_0_data_inv [0] $end
|
|
$var wire 1 ?- local_encoder2to3_0_data_inv [1] $end
|
|
$var wire 1 @- local_encoder2to3_0_data_inv [2] $end
|
|
$var wire 1 A- local_encoder2to3_1_data [0] $end
|
|
$var wire 1 B- local_encoder2to3_1_data [1] $end
|
|
$var wire 1 C- local_encoder2to3_1_data [2] $end
|
|
$var wire 1 D- local_encoder2to3_1_data_inv [0] $end
|
|
$var wire 1 E- local_encoder2to3_1_data_inv [1] $end
|
|
$var wire 1 F- local_encoder2to3_1_data_inv [2] $end
|
|
$var wire 1 G- mux_2level_tapbuf_basis_input3_mem3_0_out [0] $end
|
|
$var wire 1 H- mux_2level_tapbuf_basis_input3_mem3_1_out [0] $end
|
|
$var wire 1 I- SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 J- BUF_net_95 $end
|
|
|
|
$scope module local_encoder2to3_0_ $end
|
|
$var wire 1 Y& addr [0] $end
|
|
$var wire 1 Z& addr [1] $end
|
|
$var wire 1 ;- data [0] $end
|
|
$var wire 1 <- data [1] $end
|
|
$var wire 1 =- data [2] $end
|
|
$var wire 1 >- data_inv [0] $end
|
|
$var wire 1 ?- data_inv [1] $end
|
|
$var wire 1 @- data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 >- Y $end
|
|
$var wire 1 ;- A $end
|
|
$var supply1 1 K- VPWR $end
|
|
$var supply0 1 L- VGND $end
|
|
$var supply1 1 M- VPB $end
|
|
$var supply0 1 N- VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 >- Y $end
|
|
$var wire 1 ;- A $end
|
|
$var wire 1 O- not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 <- Y $end
|
|
$var wire 1 ?- A $end
|
|
$var supply1 1 P- VPWR $end
|
|
$var supply0 1 Q- VGND $end
|
|
$var supply1 1 R- VPB $end
|
|
$var supply0 1 S- VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 <- Y $end
|
|
$var wire 1 ?- A $end
|
|
$var wire 1 T- not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 ?- Y $end
|
|
$var wire 1 Y& A $end
|
|
$var wire 1 @- B $end
|
|
$var supply1 1 U- VPWR $end
|
|
$var supply0 1 V- VGND $end
|
|
$var supply1 1 W- VPB $end
|
|
$var supply0 1 X- VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ?- Y $end
|
|
$var wire 1 Y& A $end
|
|
$var wire 1 @- B $end
|
|
$var wire 1 Y- nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 @- Y $end
|
|
$var wire 1 =- A $end
|
|
$var supply1 1 Z- VPWR $end
|
|
$var supply0 1 [- VGND $end
|
|
$var supply1 1 \- VPB $end
|
|
$var supply0 1 ]- VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 @- Y $end
|
|
$var wire 1 =- A $end
|
|
$var wire 1 ^- not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 ;- Y $end
|
|
$var wire 1 =- A $end
|
|
$var wire 1 Y& B $end
|
|
$var supply1 1 _- VPWR $end
|
|
$var supply0 1 `- VGND $end
|
|
$var supply1 1 a- VPB $end
|
|
$var supply0 1 b- VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ;- Y $end
|
|
$var wire 1 =- A $end
|
|
$var wire 1 Y& B $end
|
|
$var wire 1 c- nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_11__10 $end
|
|
$var wire 1 =- X $end
|
|
$var wire 1 Z& A $end
|
|
$var supply1 1 d- VPWR $end
|
|
$var supply0 1 e- VGND $end
|
|
$var supply1 1 f- VPB $end
|
|
$var supply0 1 g- VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 =- X $end
|
|
$var wire 1 Z& A $end
|
|
$var wire 1 h- buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module local_encoder2to3_1_ $end
|
|
$var wire 1 [& addr [0] $end
|
|
$var wire 1 \& addr [1] $end
|
|
$var wire 1 A- data [0] $end
|
|
$var wire 1 B- data [1] $end
|
|
$var wire 1 C- data [2] $end
|
|
$var wire 1 D- data_inv [0] $end
|
|
$var wire 1 E- data_inv [1] $end
|
|
$var wire 1 F- data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 D- Y $end
|
|
$var wire 1 A- A $end
|
|
$var supply1 1 i- VPWR $end
|
|
$var supply0 1 j- VGND $end
|
|
$var supply1 1 k- VPB $end
|
|
$var supply0 1 l- VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 D- Y $end
|
|
$var wire 1 A- A $end
|
|
$var wire 1 m- not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 B- Y $end
|
|
$var wire 1 E- A $end
|
|
$var supply1 1 n- VPWR $end
|
|
$var supply0 1 o- VGND $end
|
|
$var supply1 1 p- VPB $end
|
|
$var supply0 1 q- VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 B- Y $end
|
|
$var wire 1 E- A $end
|
|
$var wire 1 r- not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 E- Y $end
|
|
$var wire 1 [& A $end
|
|
$var wire 1 F- B $end
|
|
$var supply1 1 s- VPWR $end
|
|
$var supply0 1 t- VGND $end
|
|
$var supply1 1 u- VPB $end
|
|
$var supply0 1 v- VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 E- Y $end
|
|
$var wire 1 [& A $end
|
|
$var wire 1 F- B $end
|
|
$var wire 1 w- nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 F- Y $end
|
|
$var wire 1 C- A $end
|
|
$var supply1 1 x- VPWR $end
|
|
$var supply0 1 y- VGND $end
|
|
$var supply1 1 z- VPB $end
|
|
$var supply0 1 {- VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 F- Y $end
|
|
$var wire 1 C- A $end
|
|
$var wire 1 |- not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 A- Y $end
|
|
$var wire 1 C- A $end
|
|
$var wire 1 [& B $end
|
|
$var supply1 1 }- VPWR $end
|
|
$var supply0 1 ~- VGND $end
|
|
$var supply1 1 !. VPB $end
|
|
$var supply0 1 ". VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 A- Y $end
|
|
$var wire 1 C- A $end
|
|
$var wire 1 [& B $end
|
|
$var wire 1 #. nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_12__11 $end
|
|
$var wire 1 C- X $end
|
|
$var wire 1 \& A $end
|
|
$var supply1 1 $. VPWR $end
|
|
$var supply0 1 %. VGND $end
|
|
$var supply1 1 &. VPB $end
|
|
$var supply0 1 '. VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 C- X $end
|
|
$var wire 1 \& A $end
|
|
$var wire 1 (. buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 l# in [0] $end
|
|
$var wire 1 o# in [1] $end
|
|
$var wire 1 r# in [2] $end
|
|
$var wire 1 ;- mem [0] $end
|
|
$var wire 1 <- mem [1] $end
|
|
$var wire 1 =- mem [2] $end
|
|
$var wire 1 >- mem_inv [0] $end
|
|
$var wire 1 ?- mem_inv [1] $end
|
|
$var wire 1 @- mem_inv [2] $end
|
|
$var wire 1 G- out [0] $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 G- Z $end
|
|
$var wire 1 l# Q1 $end
|
|
$var wire 1 o# Q2 $end
|
|
$var wire 1 r# Q3 $end
|
|
$var wire 1 ;- S0 $end
|
|
$var wire 1 >- S0B $end
|
|
$var wire 1 <- S1 $end
|
|
$var wire 1 ?- S1B $end
|
|
$var wire 1 =- S2 $end
|
|
$var wire 1 @- S2B $end
|
|
$var wire 1 ). Q1__bar $end
|
|
$var wire 1 *. Q2__bar $end
|
|
$var wire 1 +. Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 G- in [0] $end
|
|
$var wire 1 y# in [1] $end
|
|
$var wire 1 I- in [2] $end
|
|
$var wire 1 A- mem [0] $end
|
|
$var wire 1 B- mem [1] $end
|
|
$var wire 1 C- mem [2] $end
|
|
$var wire 1 D- mem_inv [0] $end
|
|
$var wire 1 E- mem_inv [1] $end
|
|
$var wire 1 F- mem_inv [2] $end
|
|
$var wire 1 H- out [0] $end
|
|
$var wire 1 (' p0 $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 H- Z $end
|
|
$var wire 1 G- Q1 $end
|
|
$var wire 1 y# Q2 $end
|
|
$var wire 1 (' Q3 $end
|
|
$var wire 1 A- S0 $end
|
|
$var wire 1 D- S0B $end
|
|
$var wire 1 B- S1 $end
|
|
$var wire 1 E- S1B $end
|
|
$var wire 1 C- S2 $end
|
|
$var wire 1 F- S2B $end
|
|
$var wire 1 ,. Q1__bar $end
|
|
$var wire 1 -. Q2__bar $end
|
|
$var wire 1 .. Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_94 $end
|
|
$var wire 1 B$ Y $end
|
|
$var wire 1 J- A $end
|
|
$var supply1 1 /. VPWR $end
|
|
$var supply0 1 0. VGND $end
|
|
$var supply1 1 1. VPB $end
|
|
$var supply0 1 2. VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 B$ Y $end
|
|
$var wire 1 J- A $end
|
|
$var wire 1 3. not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_95 $end
|
|
$var wire 1 J- Y $end
|
|
$var wire 1 H- A $end
|
|
$var supply1 1 4. VPWR $end
|
|
$var supply0 1 5. VGND $end
|
|
$var supply1 1 6. VPB $end
|
|
$var supply0 1 7. VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 J- Y $end
|
|
$var wire 1 H- A $end
|
|
$var wire 1 8. not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_1 $end
|
|
$var wire 1 i# in [0] $end
|
|
$var wire 1 3$ in [1] $end
|
|
$var wire 1 6$ in [2] $end
|
|
$var wire 1 9$ in [3] $end
|
|
$var wire 1 ]& sram [0] $end
|
|
$var wire 1 ^& sram [1] $end
|
|
$var wire 1 _& sram [2] $end
|
|
$var wire 1 `& sram [3] $end
|
|
$var wire 1 6' sram_inv [0] $end
|
|
$var wire 1 7' sram_inv [1] $end
|
|
$var wire 1 8' sram_inv [2] $end
|
|
$var wire 1 9' sram_inv [3] $end
|
|
$var wire 1 [$ out [0] $end
|
|
$var wire 1 (' p0 $end
|
|
$var wire 1 9. local_encoder2to3_0_data [0] $end
|
|
$var wire 1 :. local_encoder2to3_0_data [1] $end
|
|
$var wire 1 ;. local_encoder2to3_0_data [2] $end
|
|
$var wire 1 <. local_encoder2to3_0_data_inv [0] $end
|
|
$var wire 1 =. local_encoder2to3_0_data_inv [1] $end
|
|
$var wire 1 >. local_encoder2to3_0_data_inv [2] $end
|
|
$var wire 1 ?. local_encoder2to3_1_data [0] $end
|
|
$var wire 1 @. local_encoder2to3_1_data [1] $end
|
|
$var wire 1 A. local_encoder2to3_1_data [2] $end
|
|
$var wire 1 B. local_encoder2to3_1_data_inv [0] $end
|
|
$var wire 1 C. local_encoder2to3_1_data_inv [1] $end
|
|
$var wire 1 D. local_encoder2to3_1_data_inv [2] $end
|
|
$var wire 1 E. mux_2level_tapbuf_basis_input3_mem3_0_out [0] $end
|
|
$var wire 1 F. mux_2level_tapbuf_basis_input3_mem3_1_out [0] $end
|
|
$var wire 1 G. SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 H. BUF_net_97 $end
|
|
|
|
$scope module local_encoder2to3_0_ $end
|
|
$var wire 1 ]& addr [0] $end
|
|
$var wire 1 ^& addr [1] $end
|
|
$var wire 1 9. data [0] $end
|
|
$var wire 1 :. data [1] $end
|
|
$var wire 1 ;. data [2] $end
|
|
$var wire 1 <. data_inv [0] $end
|
|
$var wire 1 =. data_inv [1] $end
|
|
$var wire 1 >. data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 <. Y $end
|
|
$var wire 1 9. A $end
|
|
$var supply1 1 I. VPWR $end
|
|
$var supply0 1 J. VGND $end
|
|
$var supply1 1 K. VPB $end
|
|
$var supply0 1 L. VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 <. Y $end
|
|
$var wire 1 9. A $end
|
|
$var wire 1 M. not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 :. Y $end
|
|
$var wire 1 =. A $end
|
|
$var supply1 1 N. VPWR $end
|
|
$var supply0 1 O. VGND $end
|
|
$var supply1 1 P. VPB $end
|
|
$var supply0 1 Q. VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 :. Y $end
|
|
$var wire 1 =. A $end
|
|
$var wire 1 R. not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 =. Y $end
|
|
$var wire 1 ]& A $end
|
|
$var wire 1 >. B $end
|
|
$var supply1 1 S. VPWR $end
|
|
$var supply0 1 T. VGND $end
|
|
$var supply1 1 U. VPB $end
|
|
$var supply0 1 V. VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 =. Y $end
|
|
$var wire 1 ]& A $end
|
|
$var wire 1 >. B $end
|
|
$var wire 1 W. nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 >. Y $end
|
|
$var wire 1 ;. A $end
|
|
$var supply1 1 X. VPWR $end
|
|
$var supply0 1 Y. VGND $end
|
|
$var supply1 1 Z. VPB $end
|
|
$var supply0 1 [. VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 >. Y $end
|
|
$var wire 1 ;. A $end
|
|
$var wire 1 \. not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 9. Y $end
|
|
$var wire 1 ;. A $end
|
|
$var wire 1 ]& B $end
|
|
$var supply1 1 ]. VPWR $end
|
|
$var supply0 1 ^. VGND $end
|
|
$var supply1 1 _. VPB $end
|
|
$var supply0 1 `. VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 9. Y $end
|
|
$var wire 1 ;. A $end
|
|
$var wire 1 ]& B $end
|
|
$var wire 1 a. nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_13__12 $end
|
|
$var wire 1 ;. X $end
|
|
$var wire 1 ^& A $end
|
|
$var supply1 1 b. VPWR $end
|
|
$var supply0 1 c. VGND $end
|
|
$var supply1 1 d. VPB $end
|
|
$var supply0 1 e. VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ;. X $end
|
|
$var wire 1 ^& A $end
|
|
$var wire 1 f. buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module local_encoder2to3_1_ $end
|
|
$var wire 1 _& addr [0] $end
|
|
$var wire 1 `& addr [1] $end
|
|
$var wire 1 ?. data [0] $end
|
|
$var wire 1 @. data [1] $end
|
|
$var wire 1 A. data [2] $end
|
|
$var wire 1 B. data_inv [0] $end
|
|
$var wire 1 C. data_inv [1] $end
|
|
$var wire 1 D. data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 B. Y $end
|
|
$var wire 1 ?. A $end
|
|
$var supply1 1 g. VPWR $end
|
|
$var supply0 1 h. VGND $end
|
|
$var supply1 1 i. VPB $end
|
|
$var supply0 1 j. VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 B. Y $end
|
|
$var wire 1 ?. A $end
|
|
$var wire 1 k. not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 @. Y $end
|
|
$var wire 1 C. A $end
|
|
$var supply1 1 l. VPWR $end
|
|
$var supply0 1 m. VGND $end
|
|
$var supply1 1 n. VPB $end
|
|
$var supply0 1 o. VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 @. Y $end
|
|
$var wire 1 C. A $end
|
|
$var wire 1 p. not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 C. Y $end
|
|
$var wire 1 _& A $end
|
|
$var wire 1 D. B $end
|
|
$var supply1 1 q. VPWR $end
|
|
$var supply0 1 r. VGND $end
|
|
$var supply1 1 s. VPB $end
|
|
$var supply0 1 t. VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 C. Y $end
|
|
$var wire 1 _& A $end
|
|
$var wire 1 D. B $end
|
|
$var wire 1 u. nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 D. Y $end
|
|
$var wire 1 A. A $end
|
|
$var supply1 1 v. VPWR $end
|
|
$var supply0 1 w. VGND $end
|
|
$var supply1 1 x. VPB $end
|
|
$var supply0 1 y. VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 D. Y $end
|
|
$var wire 1 A. A $end
|
|
$var wire 1 z. not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 ?. Y $end
|
|
$var wire 1 A. A $end
|
|
$var wire 1 _& B $end
|
|
$var supply1 1 {. VPWR $end
|
|
$var supply0 1 |. VGND $end
|
|
$var supply1 1 }. VPB $end
|
|
$var supply0 1 ~. VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ?. Y $end
|
|
$var wire 1 A. A $end
|
|
$var wire 1 _& B $end
|
|
$var wire 1 !/ nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_14__13 $end
|
|
$var wire 1 A. X $end
|
|
$var wire 1 `& A $end
|
|
$var supply1 1 "/ VPWR $end
|
|
$var supply0 1 #/ VGND $end
|
|
$var supply1 1 $/ VPB $end
|
|
$var supply0 1 %/ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 A. X $end
|
|
$var wire 1 `& A $end
|
|
$var wire 1 &/ buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 i# in [0] $end
|
|
$var wire 1 3$ in [1] $end
|
|
$var wire 1 6$ in [2] $end
|
|
$var wire 1 9. mem [0] $end
|
|
$var wire 1 :. mem [1] $end
|
|
$var wire 1 ;. mem [2] $end
|
|
$var wire 1 <. mem_inv [0] $end
|
|
$var wire 1 =. mem_inv [1] $end
|
|
$var wire 1 >. mem_inv [2] $end
|
|
$var wire 1 E. out [0] $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 E. Z $end
|
|
$var wire 1 i# Q1 $end
|
|
$var wire 1 3$ Q2 $end
|
|
$var wire 1 6$ Q3 $end
|
|
$var wire 1 9. S0 $end
|
|
$var wire 1 <. S0B $end
|
|
$var wire 1 :. S1 $end
|
|
$var wire 1 =. S1B $end
|
|
$var wire 1 ;. S2 $end
|
|
$var wire 1 >. S2B $end
|
|
$var wire 1 '/ Q1__bar $end
|
|
$var wire 1 (/ Q2__bar $end
|
|
$var wire 1 )/ Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 E. in [0] $end
|
|
$var wire 1 9$ in [1] $end
|
|
$var wire 1 G. in [2] $end
|
|
$var wire 1 ?. mem [0] $end
|
|
$var wire 1 @. mem [1] $end
|
|
$var wire 1 A. mem [2] $end
|
|
$var wire 1 B. mem_inv [0] $end
|
|
$var wire 1 C. mem_inv [1] $end
|
|
$var wire 1 D. mem_inv [2] $end
|
|
$var wire 1 F. out [0] $end
|
|
$var wire 1 (' p0 $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 F. Z $end
|
|
$var wire 1 E. Q1 $end
|
|
$var wire 1 9$ Q2 $end
|
|
$var wire 1 (' Q3 $end
|
|
$var wire 1 ?. S0 $end
|
|
$var wire 1 B. S0B $end
|
|
$var wire 1 @. S1 $end
|
|
$var wire 1 C. S1B $end
|
|
$var wire 1 A. S2 $end
|
|
$var wire 1 D. S2B $end
|
|
$var wire 1 */ Q1__bar $end
|
|
$var wire 1 +/ Q2__bar $end
|
|
$var wire 1 ,/ Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_96 $end
|
|
$var wire 1 [$ Y $end
|
|
$var wire 1 H. A $end
|
|
$var supply1 1 -/ VPWR $end
|
|
$var supply0 1 ./ VGND $end
|
|
$var supply1 1 // VPB $end
|
|
$var supply0 1 0/ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 [$ Y $end
|
|
$var wire 1 H. A $end
|
|
$var wire 1 1/ not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_97 $end
|
|
$var wire 1 H. Y $end
|
|
$var wire 1 F. A $end
|
|
$var supply1 1 2/ VPWR $end
|
|
$var supply0 1 3/ VGND $end
|
|
$var supply1 1 4/ VPB $end
|
|
$var supply0 1 5/ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 H. Y $end
|
|
$var wire 1 F. A $end
|
|
$var wire 1 6/ not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_3 $end
|
|
$var wire 1 L# in [0] $end
|
|
$var wire 1 4$ in [1] $end
|
|
$var wire 1 7$ in [2] $end
|
|
$var wire 1 :$ in [3] $end
|
|
$var wire 1 a& sram [0] $end
|
|
$var wire 1 b& sram [1] $end
|
|
$var wire 1 c& sram [2] $end
|
|
$var wire 1 d& sram [3] $end
|
|
$var wire 1 :' sram_inv [0] $end
|
|
$var wire 1 ;' sram_inv [1] $end
|
|
$var wire 1 <' sram_inv [2] $end
|
|
$var wire 1 =' sram_inv [3] $end
|
|
$var wire 1 \$ out [0] $end
|
|
$var wire 1 (' p0 $end
|
|
$var wire 1 7/ local_encoder2to3_0_data [0] $end
|
|
$var wire 1 8/ local_encoder2to3_0_data [1] $end
|
|
$var wire 1 9/ local_encoder2to3_0_data [2] $end
|
|
$var wire 1 :/ local_encoder2to3_0_data_inv [0] $end
|
|
$var wire 1 ;/ local_encoder2to3_0_data_inv [1] $end
|
|
$var wire 1 </ local_encoder2to3_0_data_inv [2] $end
|
|
$var wire 1 =/ local_encoder2to3_1_data [0] $end
|
|
$var wire 1 >/ local_encoder2to3_1_data [1] $end
|
|
$var wire 1 ?/ local_encoder2to3_1_data [2] $end
|
|
$var wire 1 @/ local_encoder2to3_1_data_inv [0] $end
|
|
$var wire 1 A/ local_encoder2to3_1_data_inv [1] $end
|
|
$var wire 1 B/ local_encoder2to3_1_data_inv [2] $end
|
|
$var wire 1 C/ mux_2level_tapbuf_basis_input3_mem3_0_out [0] $end
|
|
$var wire 1 D/ mux_2level_tapbuf_basis_input3_mem3_1_out [0] $end
|
|
$var wire 1 E/ SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 F/ BUF_net_99 $end
|
|
|
|
$scope module local_encoder2to3_0_ $end
|
|
$var wire 1 a& addr [0] $end
|
|
$var wire 1 b& addr [1] $end
|
|
$var wire 1 7/ data [0] $end
|
|
$var wire 1 8/ data [1] $end
|
|
$var wire 1 9/ data [2] $end
|
|
$var wire 1 :/ data_inv [0] $end
|
|
$var wire 1 ;/ data_inv [1] $end
|
|
$var wire 1 </ data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 :/ Y $end
|
|
$var wire 1 7/ A $end
|
|
$var supply1 1 G/ VPWR $end
|
|
$var supply0 1 H/ VGND $end
|
|
$var supply1 1 I/ VPB $end
|
|
$var supply0 1 J/ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 :/ Y $end
|
|
$var wire 1 7/ A $end
|
|
$var wire 1 K/ not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 8/ Y $end
|
|
$var wire 1 ;/ A $end
|
|
$var supply1 1 L/ VPWR $end
|
|
$var supply0 1 M/ VGND $end
|
|
$var supply1 1 N/ VPB $end
|
|
$var supply0 1 O/ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 8/ Y $end
|
|
$var wire 1 ;/ A $end
|
|
$var wire 1 P/ not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 ;/ Y $end
|
|
$var wire 1 a& A $end
|
|
$var wire 1 </ B $end
|
|
$var supply1 1 Q/ VPWR $end
|
|
$var supply0 1 R/ VGND $end
|
|
$var supply1 1 S/ VPB $end
|
|
$var supply0 1 T/ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ;/ Y $end
|
|
$var wire 1 a& A $end
|
|
$var wire 1 </ B $end
|
|
$var wire 1 U/ nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 </ Y $end
|
|
$var wire 1 9/ A $end
|
|
$var supply1 1 V/ VPWR $end
|
|
$var supply0 1 W/ VGND $end
|
|
$var supply1 1 X/ VPB $end
|
|
$var supply0 1 Y/ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 </ Y $end
|
|
$var wire 1 9/ A $end
|
|
$var wire 1 Z/ not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 7/ Y $end
|
|
$var wire 1 9/ A $end
|
|
$var wire 1 a& B $end
|
|
$var supply1 1 [/ VPWR $end
|
|
$var supply0 1 \/ VGND $end
|
|
$var supply1 1 ]/ VPB $end
|
|
$var supply0 1 ^/ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 7/ Y $end
|
|
$var wire 1 9/ A $end
|
|
$var wire 1 a& B $end
|
|
$var wire 1 _/ nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_15__14 $end
|
|
$var wire 1 9/ X $end
|
|
$var wire 1 b& A $end
|
|
$var supply1 1 `/ VPWR $end
|
|
$var supply0 1 a/ VGND $end
|
|
$var supply1 1 b/ VPB $end
|
|
$var supply0 1 c/ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 9/ X $end
|
|
$var wire 1 b& A $end
|
|
$var wire 1 d/ buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module local_encoder2to3_1_ $end
|
|
$var wire 1 c& addr [0] $end
|
|
$var wire 1 d& addr [1] $end
|
|
$var wire 1 =/ data [0] $end
|
|
$var wire 1 >/ data [1] $end
|
|
$var wire 1 ?/ data [2] $end
|
|
$var wire 1 @/ data_inv [0] $end
|
|
$var wire 1 A/ data_inv [1] $end
|
|
$var wire 1 B/ data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 @/ Y $end
|
|
$var wire 1 =/ A $end
|
|
$var supply1 1 e/ VPWR $end
|
|
$var supply0 1 f/ VGND $end
|
|
$var supply1 1 g/ VPB $end
|
|
$var supply0 1 h/ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 @/ Y $end
|
|
$var wire 1 =/ A $end
|
|
$var wire 1 i/ not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 >/ Y $end
|
|
$var wire 1 A/ A $end
|
|
$var supply1 1 j/ VPWR $end
|
|
$var supply0 1 k/ VGND $end
|
|
$var supply1 1 l/ VPB $end
|
|
$var supply0 1 m/ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 >/ Y $end
|
|
$var wire 1 A/ A $end
|
|
$var wire 1 n/ not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 A/ Y $end
|
|
$var wire 1 c& A $end
|
|
$var wire 1 B/ B $end
|
|
$var supply1 1 o/ VPWR $end
|
|
$var supply0 1 p/ VGND $end
|
|
$var supply1 1 q/ VPB $end
|
|
$var supply0 1 r/ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 A/ Y $end
|
|
$var wire 1 c& A $end
|
|
$var wire 1 B/ B $end
|
|
$var wire 1 s/ nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 B/ Y $end
|
|
$var wire 1 ?/ A $end
|
|
$var supply1 1 t/ VPWR $end
|
|
$var supply0 1 u/ VGND $end
|
|
$var supply1 1 v/ VPB $end
|
|
$var supply0 1 w/ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 B/ Y $end
|
|
$var wire 1 ?/ A $end
|
|
$var wire 1 x/ not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 =/ Y $end
|
|
$var wire 1 ?/ A $end
|
|
$var wire 1 c& B $end
|
|
$var supply1 1 y/ VPWR $end
|
|
$var supply0 1 z/ VGND $end
|
|
$var supply1 1 {/ VPB $end
|
|
$var supply0 1 |/ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 =/ Y $end
|
|
$var wire 1 ?/ A $end
|
|
$var wire 1 c& B $end
|
|
$var wire 1 }/ nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_16__15 $end
|
|
$var wire 1 ?/ X $end
|
|
$var wire 1 d& A $end
|
|
$var supply1 1 ~/ VPWR $end
|
|
$var supply0 1 !0 VGND $end
|
|
$var supply1 1 "0 VPB $end
|
|
$var supply0 1 #0 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ?/ X $end
|
|
$var wire 1 d& A $end
|
|
$var wire 1 $0 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 L# in [0] $end
|
|
$var wire 1 4$ in [1] $end
|
|
$var wire 1 7$ in [2] $end
|
|
$var wire 1 7/ mem [0] $end
|
|
$var wire 1 8/ mem [1] $end
|
|
$var wire 1 9/ mem [2] $end
|
|
$var wire 1 :/ mem_inv [0] $end
|
|
$var wire 1 ;/ mem_inv [1] $end
|
|
$var wire 1 </ mem_inv [2] $end
|
|
$var wire 1 C/ out [0] $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 C/ Z $end
|
|
$var wire 1 L# Q1 $end
|
|
$var wire 1 4$ Q2 $end
|
|
$var wire 1 7$ Q3 $end
|
|
$var wire 1 7/ S0 $end
|
|
$var wire 1 :/ S0B $end
|
|
$var wire 1 8/ S1 $end
|
|
$var wire 1 ;/ S1B $end
|
|
$var wire 1 9/ S2 $end
|
|
$var wire 1 </ S2B $end
|
|
$var wire 1 %0 Q1__bar $end
|
|
$var wire 1 &0 Q2__bar $end
|
|
$var wire 1 '0 Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 C/ in [0] $end
|
|
$var wire 1 :$ in [1] $end
|
|
$var wire 1 E/ in [2] $end
|
|
$var wire 1 =/ mem [0] $end
|
|
$var wire 1 >/ mem [1] $end
|
|
$var wire 1 ?/ mem [2] $end
|
|
$var wire 1 @/ mem_inv [0] $end
|
|
$var wire 1 A/ mem_inv [1] $end
|
|
$var wire 1 B/ mem_inv [2] $end
|
|
$var wire 1 D/ out [0] $end
|
|
$var wire 1 (' p0 $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 D/ Z $end
|
|
$var wire 1 C/ Q1 $end
|
|
$var wire 1 :$ Q2 $end
|
|
$var wire 1 (' Q3 $end
|
|
$var wire 1 =/ S0 $end
|
|
$var wire 1 @/ S0B $end
|
|
$var wire 1 >/ S1 $end
|
|
$var wire 1 A/ S1B $end
|
|
$var wire 1 ?/ S2 $end
|
|
$var wire 1 B/ S2B $end
|
|
$var wire 1 (0 Q1__bar $end
|
|
$var wire 1 )0 Q2__bar $end
|
|
$var wire 1 *0 Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_98 $end
|
|
$var wire 1 \$ Y $end
|
|
$var wire 1 F/ A $end
|
|
$var supply1 1 +0 VPWR $end
|
|
$var supply0 1 ,0 VGND $end
|
|
$var supply1 1 -0 VPB $end
|
|
$var supply0 1 .0 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 \$ Y $end
|
|
$var wire 1 F/ A $end
|
|
$var wire 1 /0 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_99 $end
|
|
$var wire 1 F/ Y $end
|
|
$var wire 1 D/ A $end
|
|
$var supply1 1 00 VPWR $end
|
|
$var supply0 1 10 VGND $end
|
|
$var supply1 1 20 VPB $end
|
|
$var supply0 1 30 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 F/ Y $end
|
|
$var wire 1 D/ A $end
|
|
$var wire 1 40 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_5 $end
|
|
$var wire 1 M# in [0] $end
|
|
$var wire 1 5$ in [1] $end
|
|
$var wire 1 8$ in [2] $end
|
|
$var wire 1 ;$ in [3] $end
|
|
$var wire 1 e& sram [0] $end
|
|
$var wire 1 f& sram [1] $end
|
|
$var wire 1 g& sram [2] $end
|
|
$var wire 1 h& sram [3] $end
|
|
$var wire 1 >' sram_inv [0] $end
|
|
$var wire 1 ?' sram_inv [1] $end
|
|
$var wire 1 @' sram_inv [2] $end
|
|
$var wire 1 A' sram_inv [3] $end
|
|
$var wire 1 ]$ out [0] $end
|
|
$var wire 1 (' p0 $end
|
|
$var wire 1 50 local_encoder2to3_0_data [0] $end
|
|
$var wire 1 60 local_encoder2to3_0_data [1] $end
|
|
$var wire 1 70 local_encoder2to3_0_data [2] $end
|
|
$var wire 1 80 local_encoder2to3_0_data_inv [0] $end
|
|
$var wire 1 90 local_encoder2to3_0_data_inv [1] $end
|
|
$var wire 1 :0 local_encoder2to3_0_data_inv [2] $end
|
|
$var wire 1 ;0 local_encoder2to3_1_data [0] $end
|
|
$var wire 1 <0 local_encoder2to3_1_data [1] $end
|
|
$var wire 1 =0 local_encoder2to3_1_data [2] $end
|
|
$var wire 1 >0 local_encoder2to3_1_data_inv [0] $end
|
|
$var wire 1 ?0 local_encoder2to3_1_data_inv [1] $end
|
|
$var wire 1 @0 local_encoder2to3_1_data_inv [2] $end
|
|
$var wire 1 A0 mux_2level_tapbuf_basis_input3_mem3_0_out [0] $end
|
|
$var wire 1 B0 mux_2level_tapbuf_basis_input3_mem3_1_out [0] $end
|
|
$var wire 1 C0 SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 D0 BUF_net_101 $end
|
|
|
|
$scope module local_encoder2to3_0_ $end
|
|
$var wire 1 e& addr [0] $end
|
|
$var wire 1 f& addr [1] $end
|
|
$var wire 1 50 data [0] $end
|
|
$var wire 1 60 data [1] $end
|
|
$var wire 1 70 data [2] $end
|
|
$var wire 1 80 data_inv [0] $end
|
|
$var wire 1 90 data_inv [1] $end
|
|
$var wire 1 :0 data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 80 Y $end
|
|
$var wire 1 50 A $end
|
|
$var supply1 1 E0 VPWR $end
|
|
$var supply0 1 F0 VGND $end
|
|
$var supply1 1 G0 VPB $end
|
|
$var supply0 1 H0 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 80 Y $end
|
|
$var wire 1 50 A $end
|
|
$var wire 1 I0 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 60 Y $end
|
|
$var wire 1 90 A $end
|
|
$var supply1 1 J0 VPWR $end
|
|
$var supply0 1 K0 VGND $end
|
|
$var supply1 1 L0 VPB $end
|
|
$var supply0 1 M0 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 60 Y $end
|
|
$var wire 1 90 A $end
|
|
$var wire 1 N0 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 90 Y $end
|
|
$var wire 1 e& A $end
|
|
$var wire 1 :0 B $end
|
|
$var supply1 1 O0 VPWR $end
|
|
$var supply0 1 P0 VGND $end
|
|
$var supply1 1 Q0 VPB $end
|
|
$var supply0 1 R0 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 90 Y $end
|
|
$var wire 1 e& A $end
|
|
$var wire 1 :0 B $end
|
|
$var wire 1 S0 nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 :0 Y $end
|
|
$var wire 1 70 A $end
|
|
$var supply1 1 T0 VPWR $end
|
|
$var supply0 1 U0 VGND $end
|
|
$var supply1 1 V0 VPB $end
|
|
$var supply0 1 W0 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 :0 Y $end
|
|
$var wire 1 70 A $end
|
|
$var wire 1 X0 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 50 Y $end
|
|
$var wire 1 70 A $end
|
|
$var wire 1 e& B $end
|
|
$var supply1 1 Y0 VPWR $end
|
|
$var supply0 1 Z0 VGND $end
|
|
$var supply1 1 [0 VPB $end
|
|
$var supply0 1 \0 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 50 Y $end
|
|
$var wire 1 70 A $end
|
|
$var wire 1 e& B $end
|
|
$var wire 1 ]0 nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_17__16 $end
|
|
$var wire 1 70 X $end
|
|
$var wire 1 f& A $end
|
|
$var supply1 1 ^0 VPWR $end
|
|
$var supply0 1 _0 VGND $end
|
|
$var supply1 1 `0 VPB $end
|
|
$var supply0 1 a0 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 70 X $end
|
|
$var wire 1 f& A $end
|
|
$var wire 1 b0 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module local_encoder2to3_1_ $end
|
|
$var wire 1 g& addr [0] $end
|
|
$var wire 1 h& addr [1] $end
|
|
$var wire 1 ;0 data [0] $end
|
|
$var wire 1 <0 data [1] $end
|
|
$var wire 1 =0 data [2] $end
|
|
$var wire 1 >0 data_inv [0] $end
|
|
$var wire 1 ?0 data_inv [1] $end
|
|
$var wire 1 @0 data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 >0 Y $end
|
|
$var wire 1 ;0 A $end
|
|
$var supply1 1 c0 VPWR $end
|
|
$var supply0 1 d0 VGND $end
|
|
$var supply1 1 e0 VPB $end
|
|
$var supply0 1 f0 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 >0 Y $end
|
|
$var wire 1 ;0 A $end
|
|
$var wire 1 g0 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 <0 Y $end
|
|
$var wire 1 ?0 A $end
|
|
$var supply1 1 h0 VPWR $end
|
|
$var supply0 1 i0 VGND $end
|
|
$var supply1 1 j0 VPB $end
|
|
$var supply0 1 k0 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 <0 Y $end
|
|
$var wire 1 ?0 A $end
|
|
$var wire 1 l0 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 ?0 Y $end
|
|
$var wire 1 g& A $end
|
|
$var wire 1 @0 B $end
|
|
$var supply1 1 m0 VPWR $end
|
|
$var supply0 1 n0 VGND $end
|
|
$var supply1 1 o0 VPB $end
|
|
$var supply0 1 p0 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ?0 Y $end
|
|
$var wire 1 g& A $end
|
|
$var wire 1 @0 B $end
|
|
$var wire 1 q0 nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 @0 Y $end
|
|
$var wire 1 =0 A $end
|
|
$var supply1 1 r0 VPWR $end
|
|
$var supply0 1 s0 VGND $end
|
|
$var supply1 1 t0 VPB $end
|
|
$var supply0 1 u0 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 @0 Y $end
|
|
$var wire 1 =0 A $end
|
|
$var wire 1 v0 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 ;0 Y $end
|
|
$var wire 1 =0 A $end
|
|
$var wire 1 g& B $end
|
|
$var supply1 1 w0 VPWR $end
|
|
$var supply0 1 x0 VGND $end
|
|
$var supply1 1 y0 VPB $end
|
|
$var supply0 1 z0 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ;0 Y $end
|
|
$var wire 1 =0 A $end
|
|
$var wire 1 g& B $end
|
|
$var wire 1 {0 nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_18__17 $end
|
|
$var wire 1 =0 X $end
|
|
$var wire 1 h& A $end
|
|
$var supply1 1 |0 VPWR $end
|
|
$var supply0 1 }0 VGND $end
|
|
$var supply1 1 ~0 VPB $end
|
|
$var supply0 1 !1 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 =0 X $end
|
|
$var wire 1 h& A $end
|
|
$var wire 1 "1 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 M# in [0] $end
|
|
$var wire 1 5$ in [1] $end
|
|
$var wire 1 8$ in [2] $end
|
|
$var wire 1 50 mem [0] $end
|
|
$var wire 1 60 mem [1] $end
|
|
$var wire 1 70 mem [2] $end
|
|
$var wire 1 80 mem_inv [0] $end
|
|
$var wire 1 90 mem_inv [1] $end
|
|
$var wire 1 :0 mem_inv [2] $end
|
|
$var wire 1 A0 out [0] $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 A0 Z $end
|
|
$var wire 1 M# Q1 $end
|
|
$var wire 1 5$ Q2 $end
|
|
$var wire 1 8$ Q3 $end
|
|
$var wire 1 50 S0 $end
|
|
$var wire 1 80 S0B $end
|
|
$var wire 1 60 S1 $end
|
|
$var wire 1 90 S1B $end
|
|
$var wire 1 70 S2 $end
|
|
$var wire 1 :0 S2B $end
|
|
$var wire 1 #1 Q1__bar $end
|
|
$var wire 1 $1 Q2__bar $end
|
|
$var wire 1 %1 Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 A0 in [0] $end
|
|
$var wire 1 ;$ in [1] $end
|
|
$var wire 1 C0 in [2] $end
|
|
$var wire 1 ;0 mem [0] $end
|
|
$var wire 1 <0 mem [1] $end
|
|
$var wire 1 =0 mem [2] $end
|
|
$var wire 1 >0 mem_inv [0] $end
|
|
$var wire 1 ?0 mem_inv [1] $end
|
|
$var wire 1 @0 mem_inv [2] $end
|
|
$var wire 1 B0 out [0] $end
|
|
$var wire 1 (' p0 $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 B0 Z $end
|
|
$var wire 1 A0 Q1 $end
|
|
$var wire 1 ;$ Q2 $end
|
|
$var wire 1 (' Q3 $end
|
|
$var wire 1 ;0 S0 $end
|
|
$var wire 1 >0 S0B $end
|
|
$var wire 1 <0 S1 $end
|
|
$var wire 1 ?0 S1B $end
|
|
$var wire 1 =0 S2 $end
|
|
$var wire 1 @0 S2B $end
|
|
$var wire 1 &1 Q1__bar $end
|
|
$var wire 1 '1 Q2__bar $end
|
|
$var wire 1 (1 Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_100 $end
|
|
$var wire 1 ]$ Y $end
|
|
$var wire 1 D0 A $end
|
|
$var supply1 1 )1 VPWR $end
|
|
$var supply0 1 *1 VGND $end
|
|
$var supply1 1 +1 VPB $end
|
|
$var supply0 1 ,1 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ]$ Y $end
|
|
$var wire 1 D0 A $end
|
|
$var wire 1 -1 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_101 $end
|
|
$var wire 1 D0 Y $end
|
|
$var wire 1 B0 A $end
|
|
$var supply1 1 .1 VPWR $end
|
|
$var supply0 1 /1 VGND $end
|
|
$var supply1 1 01 VPB $end
|
|
$var supply0 1 11 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 D0 Y $end
|
|
$var wire 1 B0 A $end
|
|
$var wire 1 21 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_7 $end
|
|
$var wire 1 N# in [0] $end
|
|
$var wire 1 3$ in [1] $end
|
|
$var wire 1 6$ in [2] $end
|
|
$var wire 1 9$ in [3] $end
|
|
$var wire 1 i& sram [0] $end
|
|
$var wire 1 j& sram [1] $end
|
|
$var wire 1 k& sram [2] $end
|
|
$var wire 1 l& sram [3] $end
|
|
$var wire 1 B' sram_inv [0] $end
|
|
$var wire 1 C' sram_inv [1] $end
|
|
$var wire 1 D' sram_inv [2] $end
|
|
$var wire 1 E' sram_inv [3] $end
|
|
$var wire 1 ^$ out [0] $end
|
|
$var wire 1 (' p0 $end
|
|
$var wire 1 31 local_encoder2to3_0_data [0] $end
|
|
$var wire 1 41 local_encoder2to3_0_data [1] $end
|
|
$var wire 1 51 local_encoder2to3_0_data [2] $end
|
|
$var wire 1 61 local_encoder2to3_0_data_inv [0] $end
|
|
$var wire 1 71 local_encoder2to3_0_data_inv [1] $end
|
|
$var wire 1 81 local_encoder2to3_0_data_inv [2] $end
|
|
$var wire 1 91 local_encoder2to3_1_data [0] $end
|
|
$var wire 1 :1 local_encoder2to3_1_data [1] $end
|
|
$var wire 1 ;1 local_encoder2to3_1_data [2] $end
|
|
$var wire 1 <1 local_encoder2to3_1_data_inv [0] $end
|
|
$var wire 1 =1 local_encoder2to3_1_data_inv [1] $end
|
|
$var wire 1 >1 local_encoder2to3_1_data_inv [2] $end
|
|
$var wire 1 ?1 mux_2level_tapbuf_basis_input3_mem3_0_out [0] $end
|
|
$var wire 1 @1 mux_2level_tapbuf_basis_input3_mem3_1_out [0] $end
|
|
$var wire 1 A1 SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 B1 BUF_net_103 $end
|
|
|
|
$scope module local_encoder2to3_0_ $end
|
|
$var wire 1 i& addr [0] $end
|
|
$var wire 1 j& addr [1] $end
|
|
$var wire 1 31 data [0] $end
|
|
$var wire 1 41 data [1] $end
|
|
$var wire 1 51 data [2] $end
|
|
$var wire 1 61 data_inv [0] $end
|
|
$var wire 1 71 data_inv [1] $end
|
|
$var wire 1 81 data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 61 Y $end
|
|
$var wire 1 31 A $end
|
|
$var supply1 1 C1 VPWR $end
|
|
$var supply0 1 D1 VGND $end
|
|
$var supply1 1 E1 VPB $end
|
|
$var supply0 1 F1 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 61 Y $end
|
|
$var wire 1 31 A $end
|
|
$var wire 1 G1 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 41 Y $end
|
|
$var wire 1 71 A $end
|
|
$var supply1 1 H1 VPWR $end
|
|
$var supply0 1 I1 VGND $end
|
|
$var supply1 1 J1 VPB $end
|
|
$var supply0 1 K1 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 41 Y $end
|
|
$var wire 1 71 A $end
|
|
$var wire 1 L1 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 71 Y $end
|
|
$var wire 1 i& A $end
|
|
$var wire 1 81 B $end
|
|
$var supply1 1 M1 VPWR $end
|
|
$var supply0 1 N1 VGND $end
|
|
$var supply1 1 O1 VPB $end
|
|
$var supply0 1 P1 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 71 Y $end
|
|
$var wire 1 i& A $end
|
|
$var wire 1 81 B $end
|
|
$var wire 1 Q1 nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 81 Y $end
|
|
$var wire 1 51 A $end
|
|
$var supply1 1 R1 VPWR $end
|
|
$var supply0 1 S1 VGND $end
|
|
$var supply1 1 T1 VPB $end
|
|
$var supply0 1 U1 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 81 Y $end
|
|
$var wire 1 51 A $end
|
|
$var wire 1 V1 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 31 Y $end
|
|
$var wire 1 51 A $end
|
|
$var wire 1 i& B $end
|
|
$var supply1 1 W1 VPWR $end
|
|
$var supply0 1 X1 VGND $end
|
|
$var supply1 1 Y1 VPB $end
|
|
$var supply0 1 Z1 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 31 Y $end
|
|
$var wire 1 51 A $end
|
|
$var wire 1 i& B $end
|
|
$var wire 1 [1 nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_19__18 $end
|
|
$var wire 1 51 X $end
|
|
$var wire 1 j& A $end
|
|
$var supply1 1 \1 VPWR $end
|
|
$var supply0 1 ]1 VGND $end
|
|
$var supply1 1 ^1 VPB $end
|
|
$var supply0 1 _1 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 51 X $end
|
|
$var wire 1 j& A $end
|
|
$var wire 1 `1 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module local_encoder2to3_1_ $end
|
|
$var wire 1 k& addr [0] $end
|
|
$var wire 1 l& addr [1] $end
|
|
$var wire 1 91 data [0] $end
|
|
$var wire 1 :1 data [1] $end
|
|
$var wire 1 ;1 data [2] $end
|
|
$var wire 1 <1 data_inv [0] $end
|
|
$var wire 1 =1 data_inv [1] $end
|
|
$var wire 1 >1 data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 <1 Y $end
|
|
$var wire 1 91 A $end
|
|
$var supply1 1 a1 VPWR $end
|
|
$var supply0 1 b1 VGND $end
|
|
$var supply1 1 c1 VPB $end
|
|
$var supply0 1 d1 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 <1 Y $end
|
|
$var wire 1 91 A $end
|
|
$var wire 1 e1 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 :1 Y $end
|
|
$var wire 1 =1 A $end
|
|
$var supply1 1 f1 VPWR $end
|
|
$var supply0 1 g1 VGND $end
|
|
$var supply1 1 h1 VPB $end
|
|
$var supply0 1 i1 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 :1 Y $end
|
|
$var wire 1 =1 A $end
|
|
$var wire 1 j1 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 =1 Y $end
|
|
$var wire 1 k& A $end
|
|
$var wire 1 >1 B $end
|
|
$var supply1 1 k1 VPWR $end
|
|
$var supply0 1 l1 VGND $end
|
|
$var supply1 1 m1 VPB $end
|
|
$var supply0 1 n1 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 =1 Y $end
|
|
$var wire 1 k& A $end
|
|
$var wire 1 >1 B $end
|
|
$var wire 1 o1 nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 >1 Y $end
|
|
$var wire 1 ;1 A $end
|
|
$var supply1 1 p1 VPWR $end
|
|
$var supply0 1 q1 VGND $end
|
|
$var supply1 1 r1 VPB $end
|
|
$var supply0 1 s1 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 >1 Y $end
|
|
$var wire 1 ;1 A $end
|
|
$var wire 1 t1 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 91 Y $end
|
|
$var wire 1 ;1 A $end
|
|
$var wire 1 k& B $end
|
|
$var supply1 1 u1 VPWR $end
|
|
$var supply0 1 v1 VGND $end
|
|
$var supply1 1 w1 VPB $end
|
|
$var supply0 1 x1 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 91 Y $end
|
|
$var wire 1 ;1 A $end
|
|
$var wire 1 k& B $end
|
|
$var wire 1 y1 nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_20__19 $end
|
|
$var wire 1 ;1 X $end
|
|
$var wire 1 l& A $end
|
|
$var supply1 1 z1 VPWR $end
|
|
$var supply0 1 {1 VGND $end
|
|
$var supply1 1 |1 VPB $end
|
|
$var supply0 1 }1 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ;1 X $end
|
|
$var wire 1 l& A $end
|
|
$var wire 1 ~1 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 N# in [0] $end
|
|
$var wire 1 3$ in [1] $end
|
|
$var wire 1 6$ in [2] $end
|
|
$var wire 1 31 mem [0] $end
|
|
$var wire 1 41 mem [1] $end
|
|
$var wire 1 51 mem [2] $end
|
|
$var wire 1 61 mem_inv [0] $end
|
|
$var wire 1 71 mem_inv [1] $end
|
|
$var wire 1 81 mem_inv [2] $end
|
|
$var wire 1 ?1 out [0] $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 ?1 Z $end
|
|
$var wire 1 N# Q1 $end
|
|
$var wire 1 3$ Q2 $end
|
|
$var wire 1 6$ Q3 $end
|
|
$var wire 1 31 S0 $end
|
|
$var wire 1 61 S0B $end
|
|
$var wire 1 41 S1 $end
|
|
$var wire 1 71 S1B $end
|
|
$var wire 1 51 S2 $end
|
|
$var wire 1 81 S2B $end
|
|
$var wire 1 !2 Q1__bar $end
|
|
$var wire 1 "2 Q2__bar $end
|
|
$var wire 1 #2 Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 ?1 in [0] $end
|
|
$var wire 1 9$ in [1] $end
|
|
$var wire 1 A1 in [2] $end
|
|
$var wire 1 91 mem [0] $end
|
|
$var wire 1 :1 mem [1] $end
|
|
$var wire 1 ;1 mem [2] $end
|
|
$var wire 1 <1 mem_inv [0] $end
|
|
$var wire 1 =1 mem_inv [1] $end
|
|
$var wire 1 >1 mem_inv [2] $end
|
|
$var wire 1 @1 out [0] $end
|
|
$var wire 1 (' p0 $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 @1 Z $end
|
|
$var wire 1 ?1 Q1 $end
|
|
$var wire 1 9$ Q2 $end
|
|
$var wire 1 (' Q3 $end
|
|
$var wire 1 91 S0 $end
|
|
$var wire 1 <1 S0B $end
|
|
$var wire 1 :1 S1 $end
|
|
$var wire 1 =1 S1B $end
|
|
$var wire 1 ;1 S2 $end
|
|
$var wire 1 >1 S2B $end
|
|
$var wire 1 $2 Q1__bar $end
|
|
$var wire 1 %2 Q2__bar $end
|
|
$var wire 1 &2 Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_102 $end
|
|
$var wire 1 ^$ Y $end
|
|
$var wire 1 B1 A $end
|
|
$var supply1 1 '2 VPWR $end
|
|
$var supply0 1 (2 VGND $end
|
|
$var supply1 1 )2 VPB $end
|
|
$var supply0 1 *2 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ^$ Y $end
|
|
$var wire 1 B1 A $end
|
|
$var wire 1 +2 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_103 $end
|
|
$var wire 1 B1 Y $end
|
|
$var wire 1 @1 A $end
|
|
$var supply1 1 ,2 VPWR $end
|
|
$var supply0 1 -2 VGND $end
|
|
$var supply1 1 .2 VPB $end
|
|
$var supply0 1 /2 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 B1 Y $end
|
|
$var wire 1 @1 A $end
|
|
$var wire 1 02 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_9 $end
|
|
$var wire 1 O# in [0] $end
|
|
$var wire 1 4$ in [1] $end
|
|
$var wire 1 7$ in [2] $end
|
|
$var wire 1 :$ in [3] $end
|
|
$var wire 1 A& sram [0] $end
|
|
$var wire 1 B& sram [1] $end
|
|
$var wire 1 C& sram [2] $end
|
|
$var wire 1 D& sram [3] $end
|
|
$var wire 1 F' sram_inv [0] $end
|
|
$var wire 1 G' sram_inv [1] $end
|
|
$var wire 1 H' sram_inv [2] $end
|
|
$var wire 1 I' sram_inv [3] $end
|
|
$var wire 1 _$ out [0] $end
|
|
$var wire 1 (' p0 $end
|
|
$var wire 1 12 local_encoder2to3_0_data [0] $end
|
|
$var wire 1 22 local_encoder2to3_0_data [1] $end
|
|
$var wire 1 32 local_encoder2to3_0_data [2] $end
|
|
$var wire 1 42 local_encoder2to3_0_data_inv [0] $end
|
|
$var wire 1 52 local_encoder2to3_0_data_inv [1] $end
|
|
$var wire 1 62 local_encoder2to3_0_data_inv [2] $end
|
|
$var wire 1 72 local_encoder2to3_1_data [0] $end
|
|
$var wire 1 82 local_encoder2to3_1_data [1] $end
|
|
$var wire 1 92 local_encoder2to3_1_data [2] $end
|
|
$var wire 1 :2 local_encoder2to3_1_data_inv [0] $end
|
|
$var wire 1 ;2 local_encoder2to3_1_data_inv [1] $end
|
|
$var wire 1 <2 local_encoder2to3_1_data_inv [2] $end
|
|
$var wire 1 =2 mux_2level_tapbuf_basis_input3_mem3_0_out [0] $end
|
|
$var wire 1 >2 mux_2level_tapbuf_basis_input3_mem3_1_out [0] $end
|
|
$var wire 1 ?2 SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 @2 BUF_net_105 $end
|
|
|
|
$scope module local_encoder2to3_0_ $end
|
|
$var wire 1 A& addr [0] $end
|
|
$var wire 1 B& addr [1] $end
|
|
$var wire 1 12 data [0] $end
|
|
$var wire 1 22 data [1] $end
|
|
$var wire 1 32 data [2] $end
|
|
$var wire 1 42 data_inv [0] $end
|
|
$var wire 1 52 data_inv [1] $end
|
|
$var wire 1 62 data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 42 Y $end
|
|
$var wire 1 12 A $end
|
|
$var supply1 1 A2 VPWR $end
|
|
$var supply0 1 B2 VGND $end
|
|
$var supply1 1 C2 VPB $end
|
|
$var supply0 1 D2 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 42 Y $end
|
|
$var wire 1 12 A $end
|
|
$var wire 1 E2 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 22 Y $end
|
|
$var wire 1 52 A $end
|
|
$var supply1 1 F2 VPWR $end
|
|
$var supply0 1 G2 VGND $end
|
|
$var supply1 1 H2 VPB $end
|
|
$var supply0 1 I2 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 22 Y $end
|
|
$var wire 1 52 A $end
|
|
$var wire 1 J2 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 52 Y $end
|
|
$var wire 1 A& A $end
|
|
$var wire 1 62 B $end
|
|
$var supply1 1 K2 VPWR $end
|
|
$var supply0 1 L2 VGND $end
|
|
$var supply1 1 M2 VPB $end
|
|
$var supply0 1 N2 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 52 Y $end
|
|
$var wire 1 A& A $end
|
|
$var wire 1 62 B $end
|
|
$var wire 1 O2 nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 62 Y $end
|
|
$var wire 1 32 A $end
|
|
$var supply1 1 P2 VPWR $end
|
|
$var supply0 1 Q2 VGND $end
|
|
$var supply1 1 R2 VPB $end
|
|
$var supply0 1 S2 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 62 Y $end
|
|
$var wire 1 32 A $end
|
|
$var wire 1 T2 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 12 Y $end
|
|
$var wire 1 32 A $end
|
|
$var wire 1 A& B $end
|
|
$var supply1 1 U2 VPWR $end
|
|
$var supply0 1 V2 VGND $end
|
|
$var supply1 1 W2 VPB $end
|
|
$var supply0 1 X2 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 12 Y $end
|
|
$var wire 1 32 A $end
|
|
$var wire 1 A& B $end
|
|
$var wire 1 Y2 nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_21__20 $end
|
|
$var wire 1 32 X $end
|
|
$var wire 1 B& A $end
|
|
$var supply1 1 Z2 VPWR $end
|
|
$var supply0 1 [2 VGND $end
|
|
$var supply1 1 \2 VPB $end
|
|
$var supply0 1 ]2 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 32 X $end
|
|
$var wire 1 B& A $end
|
|
$var wire 1 ^2 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module local_encoder2to3_1_ $end
|
|
$var wire 1 C& addr [0] $end
|
|
$var wire 1 D& addr [1] $end
|
|
$var wire 1 72 data [0] $end
|
|
$var wire 1 82 data [1] $end
|
|
$var wire 1 92 data [2] $end
|
|
$var wire 1 :2 data_inv [0] $end
|
|
$var wire 1 ;2 data_inv [1] $end
|
|
$var wire 1 <2 data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 :2 Y $end
|
|
$var wire 1 72 A $end
|
|
$var supply1 1 _2 VPWR $end
|
|
$var supply0 1 `2 VGND $end
|
|
$var supply1 1 a2 VPB $end
|
|
$var supply0 1 b2 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 :2 Y $end
|
|
$var wire 1 72 A $end
|
|
$var wire 1 c2 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 82 Y $end
|
|
$var wire 1 ;2 A $end
|
|
$var supply1 1 d2 VPWR $end
|
|
$var supply0 1 e2 VGND $end
|
|
$var supply1 1 f2 VPB $end
|
|
$var supply0 1 g2 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 82 Y $end
|
|
$var wire 1 ;2 A $end
|
|
$var wire 1 h2 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 ;2 Y $end
|
|
$var wire 1 C& A $end
|
|
$var wire 1 <2 B $end
|
|
$var supply1 1 i2 VPWR $end
|
|
$var supply0 1 j2 VGND $end
|
|
$var supply1 1 k2 VPB $end
|
|
$var supply0 1 l2 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ;2 Y $end
|
|
$var wire 1 C& A $end
|
|
$var wire 1 <2 B $end
|
|
$var wire 1 m2 nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 <2 Y $end
|
|
$var wire 1 92 A $end
|
|
$var supply1 1 n2 VPWR $end
|
|
$var supply0 1 o2 VGND $end
|
|
$var supply1 1 p2 VPB $end
|
|
$var supply0 1 q2 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 <2 Y $end
|
|
$var wire 1 92 A $end
|
|
$var wire 1 r2 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 72 Y $end
|
|
$var wire 1 92 A $end
|
|
$var wire 1 C& B $end
|
|
$var supply1 1 s2 VPWR $end
|
|
$var supply0 1 t2 VGND $end
|
|
$var supply1 1 u2 VPB $end
|
|
$var supply0 1 v2 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 72 Y $end
|
|
$var wire 1 92 A $end
|
|
$var wire 1 C& B $end
|
|
$var wire 1 w2 nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_22__21 $end
|
|
$var wire 1 92 X $end
|
|
$var wire 1 D& A $end
|
|
$var supply1 1 x2 VPWR $end
|
|
$var supply0 1 y2 VGND $end
|
|
$var supply1 1 z2 VPB $end
|
|
$var supply0 1 {2 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 92 X $end
|
|
$var wire 1 D& A $end
|
|
$var wire 1 |2 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 O# in [0] $end
|
|
$var wire 1 4$ in [1] $end
|
|
$var wire 1 7$ in [2] $end
|
|
$var wire 1 12 mem [0] $end
|
|
$var wire 1 22 mem [1] $end
|
|
$var wire 1 32 mem [2] $end
|
|
$var wire 1 42 mem_inv [0] $end
|
|
$var wire 1 52 mem_inv [1] $end
|
|
$var wire 1 62 mem_inv [2] $end
|
|
$var wire 1 =2 out [0] $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 =2 Z $end
|
|
$var wire 1 O# Q1 $end
|
|
$var wire 1 4$ Q2 $end
|
|
$var wire 1 7$ Q3 $end
|
|
$var wire 1 12 S0 $end
|
|
$var wire 1 42 S0B $end
|
|
$var wire 1 22 S1 $end
|
|
$var wire 1 52 S1B $end
|
|
$var wire 1 32 S2 $end
|
|
$var wire 1 62 S2B $end
|
|
$var wire 1 }2 Q1__bar $end
|
|
$var wire 1 ~2 Q2__bar $end
|
|
$var wire 1 !3 Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 =2 in [0] $end
|
|
$var wire 1 :$ in [1] $end
|
|
$var wire 1 ?2 in [2] $end
|
|
$var wire 1 72 mem [0] $end
|
|
$var wire 1 82 mem [1] $end
|
|
$var wire 1 92 mem [2] $end
|
|
$var wire 1 :2 mem_inv [0] $end
|
|
$var wire 1 ;2 mem_inv [1] $end
|
|
$var wire 1 <2 mem_inv [2] $end
|
|
$var wire 1 >2 out [0] $end
|
|
$var wire 1 (' p0 $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 >2 Z $end
|
|
$var wire 1 =2 Q1 $end
|
|
$var wire 1 :$ Q2 $end
|
|
$var wire 1 (' Q3 $end
|
|
$var wire 1 72 S0 $end
|
|
$var wire 1 :2 S0B $end
|
|
$var wire 1 82 S1 $end
|
|
$var wire 1 ;2 S1B $end
|
|
$var wire 1 92 S2 $end
|
|
$var wire 1 <2 S2B $end
|
|
$var wire 1 "3 Q1__bar $end
|
|
$var wire 1 #3 Q2__bar $end
|
|
$var wire 1 $3 Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_104 $end
|
|
$var wire 1 _$ Y $end
|
|
$var wire 1 @2 A $end
|
|
$var supply1 1 %3 VPWR $end
|
|
$var supply0 1 &3 VGND $end
|
|
$var supply1 1 '3 VPB $end
|
|
$var supply0 1 (3 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 _$ Y $end
|
|
$var wire 1 @2 A $end
|
|
$var wire 1 )3 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_105 $end
|
|
$var wire 1 @2 Y $end
|
|
$var wire 1 >2 A $end
|
|
$var supply1 1 *3 VPWR $end
|
|
$var supply0 1 +3 VGND $end
|
|
$var supply1 1 ,3 VPB $end
|
|
$var supply0 1 -3 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 @2 Y $end
|
|
$var wire 1 >2 A $end
|
|
$var wire 1 .3 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_11 $end
|
|
$var wire 1 P# in [0] $end
|
|
$var wire 1 5$ in [1] $end
|
|
$var wire 1 8$ in [2] $end
|
|
$var wire 1 ;$ in [3] $end
|
|
$var wire 1 E& sram [0] $end
|
|
$var wire 1 F& sram [1] $end
|
|
$var wire 1 G& sram [2] $end
|
|
$var wire 1 H& sram [3] $end
|
|
$var wire 1 J' sram_inv [0] $end
|
|
$var wire 1 K' sram_inv [1] $end
|
|
$var wire 1 L' sram_inv [2] $end
|
|
$var wire 1 M' sram_inv [3] $end
|
|
$var wire 1 `$ out [0] $end
|
|
$var wire 1 (' p0 $end
|
|
$var wire 1 /3 local_encoder2to3_0_data [0] $end
|
|
$var wire 1 03 local_encoder2to3_0_data [1] $end
|
|
$var wire 1 13 local_encoder2to3_0_data [2] $end
|
|
$var wire 1 23 local_encoder2to3_0_data_inv [0] $end
|
|
$var wire 1 33 local_encoder2to3_0_data_inv [1] $end
|
|
$var wire 1 43 local_encoder2to3_0_data_inv [2] $end
|
|
$var wire 1 53 local_encoder2to3_1_data [0] $end
|
|
$var wire 1 63 local_encoder2to3_1_data [1] $end
|
|
$var wire 1 73 local_encoder2to3_1_data [2] $end
|
|
$var wire 1 83 local_encoder2to3_1_data_inv [0] $end
|
|
$var wire 1 93 local_encoder2to3_1_data_inv [1] $end
|
|
$var wire 1 :3 local_encoder2to3_1_data_inv [2] $end
|
|
$var wire 1 ;3 mux_2level_tapbuf_basis_input3_mem3_0_out [0] $end
|
|
$var wire 1 <3 mux_2level_tapbuf_basis_input3_mem3_1_out [0] $end
|
|
$var wire 1 =3 SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 >3 BUF_net_107 $end
|
|
|
|
$scope module local_encoder2to3_0_ $end
|
|
$var wire 1 E& addr [0] $end
|
|
$var wire 1 F& addr [1] $end
|
|
$var wire 1 /3 data [0] $end
|
|
$var wire 1 03 data [1] $end
|
|
$var wire 1 13 data [2] $end
|
|
$var wire 1 23 data_inv [0] $end
|
|
$var wire 1 33 data_inv [1] $end
|
|
$var wire 1 43 data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 23 Y $end
|
|
$var wire 1 /3 A $end
|
|
$var supply1 1 ?3 VPWR $end
|
|
$var supply0 1 @3 VGND $end
|
|
$var supply1 1 A3 VPB $end
|
|
$var supply0 1 B3 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 23 Y $end
|
|
$var wire 1 /3 A $end
|
|
$var wire 1 C3 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 03 Y $end
|
|
$var wire 1 33 A $end
|
|
$var supply1 1 D3 VPWR $end
|
|
$var supply0 1 E3 VGND $end
|
|
$var supply1 1 F3 VPB $end
|
|
$var supply0 1 G3 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 03 Y $end
|
|
$var wire 1 33 A $end
|
|
$var wire 1 H3 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 33 Y $end
|
|
$var wire 1 E& A $end
|
|
$var wire 1 43 B $end
|
|
$var supply1 1 I3 VPWR $end
|
|
$var supply0 1 J3 VGND $end
|
|
$var supply1 1 K3 VPB $end
|
|
$var supply0 1 L3 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 33 Y $end
|
|
$var wire 1 E& A $end
|
|
$var wire 1 43 B $end
|
|
$var wire 1 M3 nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 43 Y $end
|
|
$var wire 1 13 A $end
|
|
$var supply1 1 N3 VPWR $end
|
|
$var supply0 1 O3 VGND $end
|
|
$var supply1 1 P3 VPB $end
|
|
$var supply0 1 Q3 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 43 Y $end
|
|
$var wire 1 13 A $end
|
|
$var wire 1 R3 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 /3 Y $end
|
|
$var wire 1 13 A $end
|
|
$var wire 1 E& B $end
|
|
$var supply1 1 S3 VPWR $end
|
|
$var supply0 1 T3 VGND $end
|
|
$var supply1 1 U3 VPB $end
|
|
$var supply0 1 V3 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 /3 Y $end
|
|
$var wire 1 13 A $end
|
|
$var wire 1 E& B $end
|
|
$var wire 1 W3 nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_23__22 $end
|
|
$var wire 1 13 X $end
|
|
$var wire 1 F& A $end
|
|
$var supply1 1 X3 VPWR $end
|
|
$var supply0 1 Y3 VGND $end
|
|
$var supply1 1 Z3 VPB $end
|
|
$var supply0 1 [3 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 13 X $end
|
|
$var wire 1 F& A $end
|
|
$var wire 1 \3 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module local_encoder2to3_1_ $end
|
|
$var wire 1 G& addr [0] $end
|
|
$var wire 1 H& addr [1] $end
|
|
$var wire 1 53 data [0] $end
|
|
$var wire 1 63 data [1] $end
|
|
$var wire 1 73 data [2] $end
|
|
$var wire 1 83 data_inv [0] $end
|
|
$var wire 1 93 data_inv [1] $end
|
|
$var wire 1 :3 data_inv [2] $end
|
|
|
|
$scope module U8 $end
|
|
$var wire 1 83 Y $end
|
|
$var wire 1 53 A $end
|
|
$var supply1 1 ]3 VPWR $end
|
|
$var supply0 1 ^3 VGND $end
|
|
$var supply1 1 _3 VPB $end
|
|
$var supply0 1 `3 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 83 Y $end
|
|
$var wire 1 53 A $end
|
|
$var wire 1 a3 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U9 $end
|
|
$var wire 1 63 Y $end
|
|
$var wire 1 93 A $end
|
|
$var supply1 1 b3 VPWR $end
|
|
$var supply0 1 c3 VGND $end
|
|
$var supply1 1 d3 VPB $end
|
|
$var supply0 1 e3 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 63 Y $end
|
|
$var wire 1 93 A $end
|
|
$var wire 1 f3 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U10 $end
|
|
$var wire 1 93 Y $end
|
|
$var wire 1 G& A $end
|
|
$var wire 1 :3 B $end
|
|
$var supply1 1 g3 VPWR $end
|
|
$var supply0 1 h3 VGND $end
|
|
$var supply1 1 i3 VPB $end
|
|
$var supply0 1 j3 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 93 Y $end
|
|
$var wire 1 G& A $end
|
|
$var wire 1 :3 B $end
|
|
$var wire 1 k3 nand0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U11 $end
|
|
$var wire 1 :3 Y $end
|
|
$var wire 1 73 A $end
|
|
$var supply1 1 l3 VPWR $end
|
|
$var supply0 1 m3 VGND $end
|
|
$var supply1 1 n3 VPB $end
|
|
$var supply0 1 o3 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 :3 Y $end
|
|
$var wire 1 73 A $end
|
|
$var wire 1 p3 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module U12 $end
|
|
$var wire 1 53 Y $end
|
|
$var wire 1 73 A $end
|
|
$var wire 1 G& B $end
|
|
$var supply1 1 q3 VPWR $end
|
|
$var supply0 1 r3 VGND $end
|
|
$var supply1 1 s3 VPB $end
|
|
$var supply0 1 t3 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 53 Y $end
|
|
$var wire 1 73 A $end
|
|
$var wire 1 G& B $end
|
|
$var wire 1 u3 nor0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_24__23 $end
|
|
$var wire 1 73 X $end
|
|
$var wire 1 H& A $end
|
|
$var supply1 1 v3 VPWR $end
|
|
$var supply0 1 w3 VGND $end
|
|
$var supply1 1 x3 VPB $end
|
|
$var supply0 1 y3 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 73 X $end
|
|
$var wire 1 H& A $end
|
|
$var wire 1 z3 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 P# in [0] $end
|
|
$var wire 1 5$ in [1] $end
|
|
$var wire 1 8$ in [2] $end
|
|
$var wire 1 /3 mem [0] $end
|
|
$var wire 1 03 mem [1] $end
|
|
$var wire 1 13 mem [2] $end
|
|
$var wire 1 23 mem_inv [0] $end
|
|
$var wire 1 33 mem_inv [1] $end
|
|
$var wire 1 43 mem_inv [2] $end
|
|
$var wire 1 ;3 out [0] $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 ;3 Z $end
|
|
$var wire 1 P# Q1 $end
|
|
$var wire 1 5$ Q2 $end
|
|
$var wire 1 8$ Q3 $end
|
|
$var wire 1 /3 S0 $end
|
|
$var wire 1 23 S0B $end
|
|
$var wire 1 03 S1 $end
|
|
$var wire 1 33 S1B $end
|
|
$var wire 1 13 S2 $end
|
|
$var wire 1 43 S2B $end
|
|
$var wire 1 {3 Q1__bar $end
|
|
$var wire 1 |3 Q2__bar $end
|
|
$var wire 1 }3 Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 ;3 in [0] $end
|
|
$var wire 1 ;$ in [1] $end
|
|
$var wire 1 =3 in [2] $end
|
|
$var wire 1 53 mem [0] $end
|
|
$var wire 1 63 mem [1] $end
|
|
$var wire 1 73 mem [2] $end
|
|
$var wire 1 83 mem_inv [0] $end
|
|
$var wire 1 93 mem_inv [1] $end
|
|
$var wire 1 :3 mem_inv [2] $end
|
|
$var wire 1 <3 out [0] $end
|
|
$var wire 1 (' p0 $end
|
|
|
|
$scope module scs8hd_muxinv3_1_0 $end
|
|
$var wire 1 <3 Z $end
|
|
$var wire 1 ;3 Q1 $end
|
|
$var wire 1 ;$ Q2 $end
|
|
$var wire 1 (' Q3 $end
|
|
$var wire 1 53 S0 $end
|
|
$var wire 1 83 S0B $end
|
|
$var wire 1 63 S1 $end
|
|
$var wire 1 93 S1B $end
|
|
$var wire 1 73 S2 $end
|
|
$var wire 1 :3 S2B $end
|
|
$var wire 1 ~3 Q1__bar $end
|
|
$var wire 1 !4 Q2__bar $end
|
|
$var wire 1 "4 Q3__bar $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_106 $end
|
|
$var wire 1 `$ Y $end
|
|
$var wire 1 >3 A $end
|
|
$var supply1 1 #4 VPWR $end
|
|
$var supply0 1 $4 VGND $end
|
|
$var supply1 1 %4 VPB $end
|
|
$var supply0 1 &4 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 `$ Y $end
|
|
$var wire 1 >3 A $end
|
|
$var wire 1 '4 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_107 $end
|
|
$var wire 1 >3 Y $end
|
|
$var wire 1 <3 A $end
|
|
$var supply1 1 (4 VPWR $end
|
|
$var supply0 1 )4 VGND $end
|
|
$var supply1 1 *4 VPB $end
|
|
$var supply0 1 +4 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 >3 Y $end
|
|
$var wire 1 <3 A $end
|
|
$var wire 1 ,4 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_1 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 <$ ccff_head [0] $end
|
|
$var wire 1 m& ccff_tail [0] $end
|
|
$var wire 1 =& mem_out [0] $end
|
|
$var wire 1 >& mem_out [1] $end
|
|
$var wire 1 ?& mem_out [2] $end
|
|
$var wire 1 @& mem_out [3] $end
|
|
$var wire 1 -4 ropt_net_200 $end
|
|
$var wire 1 .4 ropt_net_197 $end
|
|
$var wire 1 /4 ropt_net_201 $end
|
|
$var wire 1 04 ropt_net_198 $end
|
|
$var wire 1 14 ropt_net_199 $end
|
|
$var wire 1 24 ropt_net_202 $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 =& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 -4 D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 34 VPWR $end
|
|
$var supply0 1 44 VGND $end
|
|
$var supply1 1 54 VPB $end
|
|
$var supply0 1 64 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 =& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 -4 D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 74 buf_Q $end
|
|
$var wire 1 84 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 >& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 =& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 94 VPWR $end
|
|
$var supply0 1 :4 VGND $end
|
|
$var supply1 1 ;4 VPB $end
|
|
$var supply0 1 <4 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 >& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 =& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 =4 buf_Q $end
|
|
$var wire 1 >4 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_2_ $end
|
|
$var wire 1 ?& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 >& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 ?4 VPWR $end
|
|
$var supply0 1 @4 VGND $end
|
|
$var supply1 1 A4 VPB $end
|
|
$var supply0 1 B4 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ?& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 >& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 C4 buf_Q $end
|
|
$var wire 1 D4 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_3_ $end
|
|
$var wire 1 @& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 ?& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 E4 VPWR $end
|
|
$var supply0 1 F4 VGND $end
|
|
$var supply1 1 G4 VPB $end
|
|
$var supply0 1 H4 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 @& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 ?& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 I4 buf_Q $end
|
|
$var wire 1 J4 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_25__24 $end
|
|
$var wire 1 m& X $end
|
|
$var wire 1 @& A $end
|
|
$var supply1 1 K4 VPWR $end
|
|
$var supply0 1 L4 VGND $end
|
|
$var supply1 1 M4 VPB $end
|
|
$var supply0 1 N4 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 m& X $end
|
|
$var wire 1 @& A $end
|
|
$var wire 1 O4 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module ropt_h_inst_1429 $end
|
|
$var wire 1 .4 X $end
|
|
$var wire 1 <$ A $end
|
|
$var supply1 1 P4 VPWR $end
|
|
$var supply0 1 Q4 VGND $end
|
|
$var supply1 1 R4 VPB $end
|
|
$var supply0 1 S4 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 .4 X $end
|
|
$var wire 1 <$ A $end
|
|
$var wire 1 T4 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module ropt_h_inst_1430 $end
|
|
$var wire 1 04 X $end
|
|
$var wire 1 /4 A $end
|
|
$var supply1 1 U4 VPWR $end
|
|
$var supply0 1 V4 VGND $end
|
|
$var supply1 1 W4 VPB $end
|
|
$var supply0 1 X4 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 04 X $end
|
|
$var wire 1 /4 A $end
|
|
$var wire 1 Y4 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module ropt_h_inst_1431 $end
|
|
$var wire 1 14 X $end
|
|
$var wire 1 04 A $end
|
|
$var supply1 1 Z4 VPWR $end
|
|
$var supply0 1 [4 VGND $end
|
|
$var supply1 1 \4 VPB $end
|
|
$var supply0 1 ]4 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 14 X $end
|
|
$var wire 1 04 A $end
|
|
$var wire 1 ^4 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module ropt_h_inst_1432 $end
|
|
$var wire 1 -4 X $end
|
|
$var wire 1 14 A $end
|
|
$var supply1 1 _4 VPWR $end
|
|
$var supply0 1 `4 VGND $end
|
|
$var supply1 1 a4 VPB $end
|
|
$var supply0 1 b4 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 -4 X $end
|
|
$var wire 1 14 A $end
|
|
$var wire 1 c4 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module ropt_h_inst_1433 $end
|
|
$var wire 1 /4 X $end
|
|
$var wire 1 24 A $end
|
|
$var supply1 1 d4 VPWR $end
|
|
$var supply0 1 e4 VGND $end
|
|
$var supply1 1 f4 VPB $end
|
|
$var supply0 1 g4 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 /4 X $end
|
|
$var wire 1 24 A $end
|
|
$var wire 1 h4 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module ropt_h_inst_1434 $end
|
|
$var wire 1 24 X $end
|
|
$var wire 1 .4 A $end
|
|
$var supply1 1 i4 VPWR $end
|
|
$var supply0 1 j4 VGND $end
|
|
$var supply1 1 k4 VPB $end
|
|
$var supply0 1 l4 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 24 X $end
|
|
$var wire 1 .4 A $end
|
|
$var wire 1 m4 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_3 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 m& ccff_head [0] $end
|
|
$var wire 1 p& ccff_tail [0] $end
|
|
$var wire 1 I& mem_out [0] $end
|
|
$var wire 1 J& mem_out [1] $end
|
|
$var wire 1 K& mem_out [2] $end
|
|
$var wire 1 L& mem_out [3] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 I& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 m& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 n4 VPWR $end
|
|
$var supply0 1 o4 VGND $end
|
|
$var supply1 1 p4 VPB $end
|
|
$var supply0 1 q4 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 I& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 m& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 r4 buf_Q $end
|
|
$var wire 1 s4 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 J& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 I& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 t4 VPWR $end
|
|
$var supply0 1 u4 VGND $end
|
|
$var supply1 1 v4 VPB $end
|
|
$var supply0 1 w4 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 J& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 I& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 x4 buf_Q $end
|
|
$var wire 1 y4 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_2_ $end
|
|
$var wire 1 K& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 J& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 z4 VPWR $end
|
|
$var supply0 1 {4 VGND $end
|
|
$var supply1 1 |4 VPB $end
|
|
$var supply0 1 }4 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 K& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 J& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 ~4 buf_Q $end
|
|
$var wire 1 !5 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_3_ $end
|
|
$var wire 1 L& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 K& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 "5 VPWR $end
|
|
$var supply0 1 #5 VGND $end
|
|
$var supply1 1 $5 VPB $end
|
|
$var supply0 1 %5 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 L& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 K& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 &5 buf_Q $end
|
|
$var wire 1 '5 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_26__25 $end
|
|
$var wire 1 p& X $end
|
|
$var wire 1 L& A $end
|
|
$var supply1 1 (5 VPWR $end
|
|
$var supply0 1 )5 VGND $end
|
|
$var supply1 1 *5 VPB $end
|
|
$var supply0 1 +5 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 p& X $end
|
|
$var wire 1 L& A $end
|
|
$var wire 1 ,5 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_5 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 p& ccff_head [0] $end
|
|
$var wire 1 q& ccff_tail [0] $end
|
|
$var wire 1 M& mem_out [0] $end
|
|
$var wire 1 N& mem_out [1] $end
|
|
$var wire 1 O& mem_out [2] $end
|
|
$var wire 1 P& mem_out [3] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 M& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 p& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 -5 VPWR $end
|
|
$var supply0 1 .5 VGND $end
|
|
$var supply1 1 /5 VPB $end
|
|
$var supply0 1 05 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 M& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 p& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 15 buf_Q $end
|
|
$var wire 1 25 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 N& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 M& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 35 VPWR $end
|
|
$var supply0 1 45 VGND $end
|
|
$var supply1 1 55 VPB $end
|
|
$var supply0 1 65 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 N& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 M& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 75 buf_Q $end
|
|
$var wire 1 85 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_2_ $end
|
|
$var wire 1 O& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 N& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 95 VPWR $end
|
|
$var supply0 1 :5 VGND $end
|
|
$var supply1 1 ;5 VPB $end
|
|
$var supply0 1 <5 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 O& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 N& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 =5 buf_Q $end
|
|
$var wire 1 >5 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_3_ $end
|
|
$var wire 1 P& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 O& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 ?5 VPWR $end
|
|
$var supply0 1 @5 VGND $end
|
|
$var supply1 1 A5 VPB $end
|
|
$var supply0 1 B5 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 P& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 O& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 C5 buf_Q $end
|
|
$var wire 1 D5 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_27__26 $end
|
|
$var wire 1 q& X $end
|
|
$var wire 1 P& A $end
|
|
$var supply1 1 E5 VPWR $end
|
|
$var supply0 1 F5 VGND $end
|
|
$var supply1 1 G5 VPB $end
|
|
$var supply0 1 H5 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 q& X $end
|
|
$var wire 1 P& A $end
|
|
$var wire 1 I5 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_7 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 q& ccff_head [0] $end
|
|
$var wire 1 r& ccff_tail [0] $end
|
|
$var wire 1 Q& mem_out [0] $end
|
|
$var wire 1 R& mem_out [1] $end
|
|
$var wire 1 S& mem_out [2] $end
|
|
$var wire 1 T& mem_out [3] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 Q& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 q& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 J5 VPWR $end
|
|
$var supply0 1 K5 VGND $end
|
|
$var supply1 1 L5 VPB $end
|
|
$var supply0 1 M5 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 Q& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 q& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 N5 buf_Q $end
|
|
$var wire 1 O5 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 R& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 Q& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 P5 VPWR $end
|
|
$var supply0 1 Q5 VGND $end
|
|
$var supply1 1 R5 VPB $end
|
|
$var supply0 1 S5 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 R& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 Q& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 T5 buf_Q $end
|
|
$var wire 1 U5 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_2_ $end
|
|
$var wire 1 S& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 R& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 V5 VPWR $end
|
|
$var supply0 1 W5 VGND $end
|
|
$var supply1 1 X5 VPB $end
|
|
$var supply0 1 Y5 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 S& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 R& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 Z5 buf_Q $end
|
|
$var wire 1 [5 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_3_ $end
|
|
$var wire 1 T& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 S& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 \5 VPWR $end
|
|
$var supply0 1 ]5 VGND $end
|
|
$var supply1 1 ^5 VPB $end
|
|
$var supply0 1 _5 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 T& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 S& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 `5 buf_Q $end
|
|
$var wire 1 a5 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_28__27 $end
|
|
$var wire 1 r& X $end
|
|
$var wire 1 T& A $end
|
|
$var supply1 1 b5 VPWR $end
|
|
$var supply0 1 c5 VGND $end
|
|
$var supply1 1 d5 VPB $end
|
|
$var supply0 1 e5 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 r& X $end
|
|
$var wire 1 T& A $end
|
|
$var wire 1 f5 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_9 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 r& ccff_head [0] $end
|
|
$var wire 1 s& ccff_tail [0] $end
|
|
$var wire 1 U& mem_out [0] $end
|
|
$var wire 1 V& mem_out [1] $end
|
|
$var wire 1 W& mem_out [2] $end
|
|
$var wire 1 X& mem_out [3] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 U& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 r& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 g5 VPWR $end
|
|
$var supply0 1 h5 VGND $end
|
|
$var supply1 1 i5 VPB $end
|
|
$var supply0 1 j5 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 U& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 r& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 k5 buf_Q $end
|
|
$var wire 1 l5 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 V& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 U& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 m5 VPWR $end
|
|
$var supply0 1 n5 VGND $end
|
|
$var supply1 1 o5 VPB $end
|
|
$var supply0 1 p5 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 V& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 U& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 q5 buf_Q $end
|
|
$var wire 1 r5 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_2_ $end
|
|
$var wire 1 W& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 V& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 s5 VPWR $end
|
|
$var supply0 1 t5 VGND $end
|
|
$var supply1 1 u5 VPB $end
|
|
$var supply0 1 v5 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 W& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 V& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 w5 buf_Q $end
|
|
$var wire 1 x5 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_3_ $end
|
|
$var wire 1 X& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 W& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 y5 VPWR $end
|
|
$var supply0 1 z5 VGND $end
|
|
$var supply1 1 {5 VPB $end
|
|
$var supply0 1 |5 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 X& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 W& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 }5 buf_Q $end
|
|
$var wire 1 ~5 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_29__28 $end
|
|
$var wire 1 s& X $end
|
|
$var wire 1 X& A $end
|
|
$var supply1 1 !6 VPWR $end
|
|
$var supply0 1 "6 VGND $end
|
|
$var supply1 1 #6 VPB $end
|
|
$var supply0 1 $6 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 s& X $end
|
|
$var wire 1 X& A $end
|
|
$var wire 1 %6 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_11 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 s& ccff_head [0] $end
|
|
$var wire 1 t& ccff_tail [0] $end
|
|
$var wire 1 Y& mem_out [0] $end
|
|
$var wire 1 Z& mem_out [1] $end
|
|
$var wire 1 [& mem_out [2] $end
|
|
$var wire 1 \& mem_out [3] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 Y& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 s& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 &6 VPWR $end
|
|
$var supply0 1 '6 VGND $end
|
|
$var supply1 1 (6 VPB $end
|
|
$var supply0 1 )6 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 Y& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 s& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 *6 buf_Q $end
|
|
$var wire 1 +6 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 Z& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 Y& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 ,6 VPWR $end
|
|
$var supply0 1 -6 VGND $end
|
|
$var supply1 1 .6 VPB $end
|
|
$var supply0 1 /6 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 Z& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 Y& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 06 buf_Q $end
|
|
$var wire 1 16 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_2_ $end
|
|
$var wire 1 [& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 Z& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 26 VPWR $end
|
|
$var supply0 1 36 VGND $end
|
|
$var supply1 1 46 VPB $end
|
|
$var supply0 1 56 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 [& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 Z& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 66 buf_Q $end
|
|
$var wire 1 76 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_3_ $end
|
|
$var wire 1 \& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 [& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 86 VPWR $end
|
|
$var supply0 1 96 VGND $end
|
|
$var supply1 1 :6 VPB $end
|
|
$var supply0 1 ;6 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 \& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 [& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 <6 buf_Q $end
|
|
$var wire 1 =6 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_30__29 $end
|
|
$var wire 1 t& X $end
|
|
$var wire 1 \& A $end
|
|
$var supply1 1 >6 VPWR $end
|
|
$var supply0 1 ?6 VGND $end
|
|
$var supply1 1 @6 VPB $end
|
|
$var supply0 1 A6 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 t& X $end
|
|
$var wire 1 \& A $end
|
|
$var wire 1 B6 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_1 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 p% ccff_head [0] $end
|
|
$var wire 1 u& ccff_tail [0] $end
|
|
$var wire 1 ]& mem_out [0] $end
|
|
$var wire 1 ^& mem_out [1] $end
|
|
$var wire 1 _& mem_out [2] $end
|
|
$var wire 1 `& mem_out [3] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 ]& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 p% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 C6 VPWR $end
|
|
$var supply0 1 D6 VGND $end
|
|
$var supply1 1 E6 VPB $end
|
|
$var supply0 1 F6 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ]& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 p% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 G6 buf_Q $end
|
|
$var wire 1 H6 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 ^& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 ]& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 I6 VPWR $end
|
|
$var supply0 1 J6 VGND $end
|
|
$var supply1 1 K6 VPB $end
|
|
$var supply0 1 L6 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ^& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 ]& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 M6 buf_Q $end
|
|
$var wire 1 N6 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_2_ $end
|
|
$var wire 1 _& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 ^& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 O6 VPWR $end
|
|
$var supply0 1 P6 VGND $end
|
|
$var supply1 1 Q6 VPB $end
|
|
$var supply0 1 R6 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 _& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 ^& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 S6 buf_Q $end
|
|
$var wire 1 T6 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_3_ $end
|
|
$var wire 1 `& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 _& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 U6 VPWR $end
|
|
$var supply0 1 V6 VGND $end
|
|
$var supply1 1 W6 VPB $end
|
|
$var supply0 1 X6 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 `& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 _& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 Y6 buf_Q $end
|
|
$var wire 1 Z6 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_31__30 $end
|
|
$var wire 1 u& X $end
|
|
$var wire 1 `& A $end
|
|
$var supply1 1 [6 VPWR $end
|
|
$var supply0 1 \6 VGND $end
|
|
$var supply1 1 ]6 VPB $end
|
|
$var supply0 1 ^6 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 u& X $end
|
|
$var wire 1 `& A $end
|
|
$var wire 1 _6 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_3 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 u& ccff_head [0] $end
|
|
$var wire 1 v& ccff_tail [0] $end
|
|
$var wire 1 a& mem_out [0] $end
|
|
$var wire 1 b& mem_out [1] $end
|
|
$var wire 1 c& mem_out [2] $end
|
|
$var wire 1 d& mem_out [3] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 a& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 u& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 `6 VPWR $end
|
|
$var supply0 1 a6 VGND $end
|
|
$var supply1 1 b6 VPB $end
|
|
$var supply0 1 c6 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 a& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 u& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 d6 buf_Q $end
|
|
$var wire 1 e6 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 b& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 a& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 f6 VPWR $end
|
|
$var supply0 1 g6 VGND $end
|
|
$var supply1 1 h6 VPB $end
|
|
$var supply0 1 i6 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 b& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 a& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 j6 buf_Q $end
|
|
$var wire 1 k6 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_2_ $end
|
|
$var wire 1 c& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 b& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 l6 VPWR $end
|
|
$var supply0 1 m6 VGND $end
|
|
$var supply1 1 n6 VPB $end
|
|
$var supply0 1 o6 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 c& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 b& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 p6 buf_Q $end
|
|
$var wire 1 q6 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_3_ $end
|
|
$var wire 1 d& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 c& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 r6 VPWR $end
|
|
$var supply0 1 s6 VGND $end
|
|
$var supply1 1 t6 VPB $end
|
|
$var supply0 1 u6 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 d& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 c& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 v6 buf_Q $end
|
|
$var wire 1 w6 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_32__31 $end
|
|
$var wire 1 v& X $end
|
|
$var wire 1 d& A $end
|
|
$var supply1 1 x6 VPWR $end
|
|
$var supply0 1 y6 VGND $end
|
|
$var supply1 1 z6 VPB $end
|
|
$var supply0 1 {6 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 v& X $end
|
|
$var wire 1 d& A $end
|
|
$var wire 1 |6 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_5 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 v& ccff_head [0] $end
|
|
$var wire 1 w& ccff_tail [0] $end
|
|
$var wire 1 e& mem_out [0] $end
|
|
$var wire 1 f& mem_out [1] $end
|
|
$var wire 1 g& mem_out [2] $end
|
|
$var wire 1 h& mem_out [3] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 e& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 v& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 }6 VPWR $end
|
|
$var supply0 1 ~6 VGND $end
|
|
$var supply1 1 !7 VPB $end
|
|
$var supply0 1 "7 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 e& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 v& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 #7 buf_Q $end
|
|
$var wire 1 $7 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 f& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 e& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 %7 VPWR $end
|
|
$var supply0 1 &7 VGND $end
|
|
$var supply1 1 '7 VPB $end
|
|
$var supply0 1 (7 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 f& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 e& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 )7 buf_Q $end
|
|
$var wire 1 *7 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_2_ $end
|
|
$var wire 1 g& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 f& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 +7 VPWR $end
|
|
$var supply0 1 ,7 VGND $end
|
|
$var supply1 1 -7 VPB $end
|
|
$var supply0 1 .7 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 g& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 f& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 /7 buf_Q $end
|
|
$var wire 1 07 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_3_ $end
|
|
$var wire 1 h& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 g& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 17 VPWR $end
|
|
$var supply0 1 27 VGND $end
|
|
$var supply1 1 37 VPB $end
|
|
$var supply0 1 47 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 h& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 g& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 57 buf_Q $end
|
|
$var wire 1 67 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_33__32 $end
|
|
$var wire 1 w& X $end
|
|
$var wire 1 h& A $end
|
|
$var supply1 1 77 VPWR $end
|
|
$var supply0 1 87 VGND $end
|
|
$var supply1 1 97 VPB $end
|
|
$var supply0 1 :7 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 w& X $end
|
|
$var wire 1 h& A $end
|
|
$var wire 1 ;7 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_7 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 w& ccff_head [0] $end
|
|
$var wire 1 x& ccff_tail [0] $end
|
|
$var wire 1 i& mem_out [0] $end
|
|
$var wire 1 j& mem_out [1] $end
|
|
$var wire 1 k& mem_out [2] $end
|
|
$var wire 1 l& mem_out [3] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 i& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 w& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 <7 VPWR $end
|
|
$var supply0 1 =7 VGND $end
|
|
$var supply1 1 >7 VPB $end
|
|
$var supply0 1 ?7 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 i& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 w& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 @7 buf_Q $end
|
|
$var wire 1 A7 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 j& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 i& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 B7 VPWR $end
|
|
$var supply0 1 C7 VGND $end
|
|
$var supply1 1 D7 VPB $end
|
|
$var supply0 1 E7 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 j& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 i& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 F7 buf_Q $end
|
|
$var wire 1 G7 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_2_ $end
|
|
$var wire 1 k& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 j& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 H7 VPWR $end
|
|
$var supply0 1 I7 VGND $end
|
|
$var supply1 1 J7 VPB $end
|
|
$var supply0 1 K7 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 k& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 j& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 L7 buf_Q $end
|
|
$var wire 1 M7 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_3_ $end
|
|
$var wire 1 l& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 k& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 N7 VPWR $end
|
|
$var supply0 1 O7 VGND $end
|
|
$var supply1 1 P7 VPB $end
|
|
$var supply0 1 Q7 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 l& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 k& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 R7 buf_Q $end
|
|
$var wire 1 S7 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_34__33 $end
|
|
$var wire 1 x& X $end
|
|
$var wire 1 l& A $end
|
|
$var supply1 1 T7 VPWR $end
|
|
$var supply0 1 U7 VGND $end
|
|
$var supply1 1 V7 VPB $end
|
|
$var supply0 1 W7 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 x& X $end
|
|
$var wire 1 l& A $end
|
|
$var wire 1 X7 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_9 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 x& ccff_head [0] $end
|
|
$var wire 1 n& ccff_tail [0] $end
|
|
$var wire 1 A& mem_out [0] $end
|
|
$var wire 1 B& mem_out [1] $end
|
|
$var wire 1 C& mem_out [2] $end
|
|
$var wire 1 D& mem_out [3] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 A& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 x& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 Y7 VPWR $end
|
|
$var supply0 1 Z7 VGND $end
|
|
$var supply1 1 [7 VPB $end
|
|
$var supply0 1 \7 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 A& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 x& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 ]7 buf_Q $end
|
|
$var wire 1 ^7 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 B& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 A& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 _7 VPWR $end
|
|
$var supply0 1 `7 VGND $end
|
|
$var supply1 1 a7 VPB $end
|
|
$var supply0 1 b7 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 B& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 A& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 c7 buf_Q $end
|
|
$var wire 1 d7 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_2_ $end
|
|
$var wire 1 C& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 B& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 e7 VPWR $end
|
|
$var supply0 1 f7 VGND $end
|
|
$var supply1 1 g7 VPB $end
|
|
$var supply0 1 h7 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 C& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 B& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 i7 buf_Q $end
|
|
$var wire 1 j7 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_3_ $end
|
|
$var wire 1 D& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 C& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 k7 VPWR $end
|
|
$var supply0 1 l7 VGND $end
|
|
$var supply1 1 m7 VPB $end
|
|
$var supply0 1 n7 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 D& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 C& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 o7 buf_Q $end
|
|
$var wire 1 p7 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_35__34 $end
|
|
$var wire 1 n& X $end
|
|
$var wire 1 D& A $end
|
|
$var supply1 1 q7 VPWR $end
|
|
$var supply0 1 r7 VGND $end
|
|
$var supply1 1 s7 VPB $end
|
|
$var supply0 1 t7 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 n& X $end
|
|
$var wire 1 D& A $end
|
|
$var wire 1 u7 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_11 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 n& ccff_head [0] $end
|
|
$var wire 1 o& ccff_tail [0] $end
|
|
$var wire 1 E& mem_out [0] $end
|
|
$var wire 1 F& mem_out [1] $end
|
|
$var wire 1 G& mem_out [2] $end
|
|
$var wire 1 H& mem_out [3] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 E& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 n& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 v7 VPWR $end
|
|
$var supply0 1 w7 VGND $end
|
|
$var supply1 1 x7 VPB $end
|
|
$var supply0 1 y7 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 E& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 n& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 z7 buf_Q $end
|
|
$var wire 1 {7 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 F& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 E& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 |7 VPWR $end
|
|
$var supply0 1 }7 VGND $end
|
|
$var supply1 1 ~7 VPB $end
|
|
$var supply0 1 !8 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 F& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 E& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 "8 buf_Q $end
|
|
$var wire 1 #8 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_2_ $end
|
|
$var wire 1 G& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 F& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 $8 VPWR $end
|
|
$var supply0 1 %8 VGND $end
|
|
$var supply1 1 &8 VPB $end
|
|
$var supply0 1 '8 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 G& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 F& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 (8 buf_Q $end
|
|
$var wire 1 )8 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_3_ $end
|
|
$var wire 1 H& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 G& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 *8 VPWR $end
|
|
$var supply0 1 +8 VGND $end
|
|
$var supply1 1 ,8 VPB $end
|
|
$var supply0 1 -8 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 H& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 G& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 .8 buf_Q $end
|
|
$var wire 1 /8 RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_36__35 $end
|
|
$var wire 1 o& X $end
|
|
$var wire 1 H& A $end
|
|
$var supply1 1 08 VPWR $end
|
|
$var supply0 1 18 VGND $end
|
|
$var supply1 1 28 VPB $end
|
|
$var supply0 1 38 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 o& X $end
|
|
$var wire 1 H& A $end
|
|
$var wire 1 48 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_bottom_track_13 $end
|
|
$var wire 1 j# in [0] $end
|
|
$var wire 1 z# in [1] $end
|
|
$var wire 1 !% sram [0] $end
|
|
$var wire 1 "% sram [1] $end
|
|
$var wire 1 N' sram_inv [0] $end
|
|
$var wire 1 O' sram_inv [1] $end
|
|
$var wire 1 C$ out [0] $end
|
|
$var wire 1 1' p0 $end
|
|
$var wire 1 58 mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 68 mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 78 SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 88 SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 98 SYNOPSYS_UNCONNECTED_3 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 j# in [0] $end
|
|
$var wire 1 z# in [1] $end
|
|
$var wire 1 !% mem [0] $end
|
|
$var wire 1 78 mem_inv [0] $end
|
|
$var wire 1 58 out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 58 X $end
|
|
$var wire 1 z# A0 $end
|
|
$var wire 1 j# A1 $end
|
|
$var wire 1 !% S $end
|
|
$var supply1 1 :8 VPWR $end
|
|
$var supply0 1 ;8 VGND $end
|
|
$var supply1 1 <8 VPB $end
|
|
$var supply0 1 =8 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 58 X $end
|
|
$var wire 1 z# A0 $end
|
|
$var wire 1 j# A1 $end
|
|
$var wire 1 !% S $end
|
|
$var wire 1 >8 mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 58 in [0] $end
|
|
$var wire 1 88 in [1] $end
|
|
$var wire 1 "% mem [0] $end
|
|
$var wire 1 98 mem_inv [0] $end
|
|
$var wire 1 68 out [0] $end
|
|
$var wire 1 1' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 68 X $end
|
|
$var wire 1 1' A0 $end
|
|
$var wire 1 58 A1 $end
|
|
$var wire 1 "% S $end
|
|
$var supply1 1 ?8 VPWR $end
|
|
$var supply0 1 @8 VGND $end
|
|
$var supply1 1 A8 VPB $end
|
|
$var supply0 1 B8 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 68 X $end
|
|
$var wire 1 1' A0 $end
|
|
$var wire 1 58 A1 $end
|
|
$var wire 1 "% S $end
|
|
$var wire 1 C8 mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BUFT_RR_108 $end
|
|
$var wire 1 C$ X $end
|
|
$var wire 1 68 A $end
|
|
$var supply1 1 D8 VPWR $end
|
|
$var supply0 1 E8 VGND $end
|
|
$var supply1 1 F8 VPB $end
|
|
$var supply0 1 G8 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 C$ X $end
|
|
$var wire 1 68 A $end
|
|
$var wire 1 H8 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_bottom_track_15 $end
|
|
$var wire 1 k# in [0] $end
|
|
$var wire 1 {# in [1] $end
|
|
$var wire 1 7% sram [0] $end
|
|
$var wire 1 8% sram [1] $end
|
|
$var wire 1 P' sram_inv [0] $end
|
|
$var wire 1 Q' sram_inv [1] $end
|
|
$var wire 1 D$ out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
$var wire 1 I8 mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 J8 mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 K8 SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 L8 SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 M8 SYNOPSYS_UNCONNECTED_3 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 k# in [0] $end
|
|
$var wire 1 {# in [1] $end
|
|
$var wire 1 7% mem [0] $end
|
|
$var wire 1 K8 mem_inv [0] $end
|
|
$var wire 1 I8 out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 I8 X $end
|
|
$var wire 1 {# A0 $end
|
|
$var wire 1 k# A1 $end
|
|
$var wire 1 7% S $end
|
|
$var supply1 1 N8 VPWR $end
|
|
$var supply0 1 O8 VGND $end
|
|
$var supply1 1 P8 VPB $end
|
|
$var supply0 1 Q8 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 I8 X $end
|
|
$var wire 1 {# A0 $end
|
|
$var wire 1 k# A1 $end
|
|
$var wire 1 7% S $end
|
|
$var wire 1 R8 mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 I8 in [0] $end
|
|
$var wire 1 L8 in [1] $end
|
|
$var wire 1 8% mem [0] $end
|
|
$var wire 1 M8 mem_inv [0] $end
|
|
$var wire 1 J8 out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 J8 X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 I8 A1 $end
|
|
$var wire 1 8% S $end
|
|
$var supply1 1 S8 VPWR $end
|
|
$var supply0 1 T8 VGND $end
|
|
$var supply1 1 U8 VPB $end
|
|
$var supply0 1 V8 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 J8 X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 I8 A1 $end
|
|
$var wire 1 8% S $end
|
|
$var wire 1 W8 mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BUFT_RR_109 $end
|
|
$var wire 1 D$ X $end
|
|
$var wire 1 J8 A $end
|
|
$var supply1 1 X8 VPWR $end
|
|
$var supply0 1 Y8 VGND $end
|
|
$var supply1 1 Z8 VPB $end
|
|
$var supply0 1 [8 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 D$ X $end
|
|
$var wire 1 J8 A $end
|
|
$var wire 1 \8 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_bottom_track_17 $end
|
|
$var wire 1 l# in [0] $end
|
|
$var wire 1 |# in [1] $end
|
|
$var wire 1 M% sram [0] $end
|
|
$var wire 1 N% sram [1] $end
|
|
$var wire 1 S' sram_inv [0] $end
|
|
$var wire 1 T' sram_inv [1] $end
|
|
$var wire 1 E$ out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
$var wire 1 ]8 mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 ^8 mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 _8 SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 `8 SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 a8 SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 b8 BUF_net_111 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 l# in [0] $end
|
|
$var wire 1 |# in [1] $end
|
|
$var wire 1 M% mem [0] $end
|
|
$var wire 1 _8 mem_inv [0] $end
|
|
$var wire 1 ]8 out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 ]8 X $end
|
|
$var wire 1 |# A0 $end
|
|
$var wire 1 l# A1 $end
|
|
$var wire 1 M% S $end
|
|
$var supply1 1 c8 VPWR $end
|
|
$var supply0 1 d8 VGND $end
|
|
$var supply1 1 e8 VPB $end
|
|
$var supply0 1 f8 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ]8 X $end
|
|
$var wire 1 |# A0 $end
|
|
$var wire 1 l# A1 $end
|
|
$var wire 1 M% S $end
|
|
$var wire 1 g8 mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 ]8 in [0] $end
|
|
$var wire 1 `8 in [1] $end
|
|
$var wire 1 N% mem [0] $end
|
|
$var wire 1 a8 mem_inv [0] $end
|
|
$var wire 1 ^8 out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 ^8 X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 ]8 A1 $end
|
|
$var wire 1 N% S $end
|
|
$var supply1 1 h8 VPWR $end
|
|
$var supply0 1 i8 VGND $end
|
|
$var supply1 1 j8 VPB $end
|
|
$var supply0 1 k8 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ^8 X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 ]8 A1 $end
|
|
$var wire 1 N% S $end
|
|
$var wire 1 l8 mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_110 $end
|
|
$var wire 1 E$ Y $end
|
|
$var wire 1 b8 A $end
|
|
$var supply1 1 m8 VPWR $end
|
|
$var supply0 1 n8 VGND $end
|
|
$var supply1 1 o8 VPB $end
|
|
$var supply0 1 p8 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 E$ Y $end
|
|
$var wire 1 b8 A $end
|
|
$var wire 1 q8 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_111 $end
|
|
$var wire 1 b8 Y $end
|
|
$var wire 1 ^8 A $end
|
|
$var supply1 1 r8 VPWR $end
|
|
$var supply0 1 s8 VGND $end
|
|
$var supply1 1 t8 VPB $end
|
|
$var supply0 1 u8 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 b8 Y $end
|
|
$var wire 1 ^8 A $end
|
|
$var wire 1 v8 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_bottom_track_19 $end
|
|
$var wire 1 m# in [0] $end
|
|
$var wire 1 }# in [1] $end
|
|
$var wire 1 ]% sram [0] $end
|
|
$var wire 1 ^% sram [1] $end
|
|
$var wire 1 U' sram_inv [0] $end
|
|
$var wire 1 V' sram_inv [1] $end
|
|
$var wire 1 F$ out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
$var wire 1 w8 mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 x8 mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 y8 SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 z8 SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 {8 SYNOPSYS_UNCONNECTED_3 $end
|
|
|
|
$scope module sky130_fd_sc_hd__buf_4_0_ $end
|
|
$var wire 1 F$ X $end
|
|
$var wire 1 x8 A $end
|
|
$var supply1 1 |8 VPWR $end
|
|
$var supply0 1 }8 VGND $end
|
|
$var supply1 1 ~8 VPB $end
|
|
$var supply0 1 !9 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 F$ X $end
|
|
$var wire 1 x8 A $end
|
|
$var wire 1 "9 buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 m# in [0] $end
|
|
$var wire 1 }# in [1] $end
|
|
$var wire 1 ]% mem [0] $end
|
|
$var wire 1 y8 mem_inv [0] $end
|
|
$var wire 1 w8 out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 w8 X $end
|
|
$var wire 1 }# A0 $end
|
|
$var wire 1 m# A1 $end
|
|
$var wire 1 ]% S $end
|
|
$var supply1 1 #9 VPWR $end
|
|
$var supply0 1 $9 VGND $end
|
|
$var supply1 1 %9 VPB $end
|
|
$var supply0 1 &9 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 w8 X $end
|
|
$var wire 1 }# A0 $end
|
|
$var wire 1 m# A1 $end
|
|
$var wire 1 ]% S $end
|
|
$var wire 1 '9 mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 w8 in [0] $end
|
|
$var wire 1 z8 in [1] $end
|
|
$var wire 1 ^% mem [0] $end
|
|
$var wire 1 {8 mem_inv [0] $end
|
|
$var wire 1 x8 out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 x8 X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 w8 A1 $end
|
|
$var wire 1 ^% S $end
|
|
$var supply1 1 (9 VPWR $end
|
|
$var supply0 1 )9 VGND $end
|
|
$var supply1 1 *9 VPB $end
|
|
$var supply0 1 +9 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 x8 X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 w8 A1 $end
|
|
$var wire 1 ^% S $end
|
|
$var wire 1 ,9 mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_bottom_track_21 $end
|
|
$var wire 1 n# in [0] $end
|
|
$var wire 1 ~# in [1] $end
|
|
$var wire 1 _% sram [0] $end
|
|
$var wire 1 `% sram [1] $end
|
|
$var wire 1 W' sram_inv [0] $end
|
|
$var wire 1 X' sram_inv [1] $end
|
|
$var wire 1 G$ out [0] $end
|
|
$var wire 1 Y' p0 $end
|
|
$var wire 1 -9 mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 .9 mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 /9 SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 09 SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 19 SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 29 BUF_net_113 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 n# in [0] $end
|
|
$var wire 1 ~# in [1] $end
|
|
$var wire 1 _% mem [0] $end
|
|
$var wire 1 /9 mem_inv [0] $end
|
|
$var wire 1 -9 out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 -9 X $end
|
|
$var wire 1 ~# A0 $end
|
|
$var wire 1 n# A1 $end
|
|
$var wire 1 _% S $end
|
|
$var supply1 1 39 VPWR $end
|
|
$var supply0 1 49 VGND $end
|
|
$var supply1 1 59 VPB $end
|
|
$var supply0 1 69 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 -9 X $end
|
|
$var wire 1 ~# A0 $end
|
|
$var wire 1 n# A1 $end
|
|
$var wire 1 _% S $end
|
|
$var wire 1 79 mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 -9 in [0] $end
|
|
$var wire 1 09 in [1] $end
|
|
$var wire 1 `% mem [0] $end
|
|
$var wire 1 19 mem_inv [0] $end
|
|
$var wire 1 .9 out [0] $end
|
|
$var wire 1 Y' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 .9 X $end
|
|
$var wire 1 Y' A0 $end
|
|
$var wire 1 -9 A1 $end
|
|
$var wire 1 `% S $end
|
|
$var supply1 1 89 VPWR $end
|
|
$var supply0 1 99 VGND $end
|
|
$var supply1 1 :9 VPB $end
|
|
$var supply0 1 ;9 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 .9 X $end
|
|
$var wire 1 Y' A0 $end
|
|
$var wire 1 -9 A1 $end
|
|
$var wire 1 `% S $end
|
|
$var wire 1 <9 mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_112 $end
|
|
$var wire 1 G$ Y $end
|
|
$var wire 1 29 A $end
|
|
$var supply1 1 =9 VPWR $end
|
|
$var supply0 1 >9 VGND $end
|
|
$var supply1 1 ?9 VPB $end
|
|
$var supply0 1 @9 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 G$ Y $end
|
|
$var wire 1 29 A $end
|
|
$var wire 1 A9 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_113 $end
|
|
$var wire 1 29 Y $end
|
|
$var wire 1 .9 A $end
|
|
$var supply1 1 B9 VPWR $end
|
|
$var supply0 1 C9 VGND $end
|
|
$var supply1 1 D9 VPB $end
|
|
$var supply0 1 E9 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 29 Y $end
|
|
$var wire 1 .9 A $end
|
|
$var wire 1 F9 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_bottom_track_23 $end
|
|
$var wire 1 o# in [0] $end
|
|
$var wire 1 !$ in [1] $end
|
|
$var wire 1 a% sram [0] $end
|
|
$var wire 1 b% sram [1] $end
|
|
$var wire 1 Z' sram_inv [0] $end
|
|
$var wire 1 [' sram_inv [1] $end
|
|
$var wire 1 H$ out [0] $end
|
|
$var wire 1 Y' p0 $end
|
|
$var wire 1 G9 mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 H9 mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 I9 SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 J9 SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 K9 SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 L9 BUF_net_115 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 o# in [0] $end
|
|
$var wire 1 !$ in [1] $end
|
|
$var wire 1 a% mem [0] $end
|
|
$var wire 1 I9 mem_inv [0] $end
|
|
$var wire 1 G9 out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 G9 X $end
|
|
$var wire 1 !$ A0 $end
|
|
$var wire 1 o# A1 $end
|
|
$var wire 1 a% S $end
|
|
$var supply1 1 M9 VPWR $end
|
|
$var supply0 1 N9 VGND $end
|
|
$var supply1 1 O9 VPB $end
|
|
$var supply0 1 P9 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 G9 X $end
|
|
$var wire 1 !$ A0 $end
|
|
$var wire 1 o# A1 $end
|
|
$var wire 1 a% S $end
|
|
$var wire 1 Q9 mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 G9 in [0] $end
|
|
$var wire 1 J9 in [1] $end
|
|
$var wire 1 b% mem [0] $end
|
|
$var wire 1 K9 mem_inv [0] $end
|
|
$var wire 1 H9 out [0] $end
|
|
$var wire 1 Y' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 H9 X $end
|
|
$var wire 1 Y' A0 $end
|
|
$var wire 1 G9 A1 $end
|
|
$var wire 1 b% S $end
|
|
$var supply1 1 R9 VPWR $end
|
|
$var supply0 1 S9 VGND $end
|
|
$var supply1 1 T9 VPB $end
|
|
$var supply0 1 U9 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 H9 X $end
|
|
$var wire 1 Y' A0 $end
|
|
$var wire 1 G9 A1 $end
|
|
$var wire 1 b% S $end
|
|
$var wire 1 V9 mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_114 $end
|
|
$var wire 1 H$ Y $end
|
|
$var wire 1 L9 A $end
|
|
$var supply1 1 W9 VPWR $end
|
|
$var supply0 1 X9 VGND $end
|
|
$var supply1 1 Y9 VPB $end
|
|
$var supply0 1 Z9 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 H$ Y $end
|
|
$var wire 1 L9 A $end
|
|
$var wire 1 [9 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_115 $end
|
|
$var wire 1 L9 Y $end
|
|
$var wire 1 H9 A $end
|
|
$var supply1 1 \9 VPWR $end
|
|
$var supply0 1 ]9 VGND $end
|
|
$var supply1 1 ^9 VPB $end
|
|
$var supply0 1 _9 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 L9 Y $end
|
|
$var wire 1 H9 A $end
|
|
$var wire 1 `9 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_bottom_track_25 $end
|
|
$var wire 1 p# in [0] $end
|
|
$var wire 1 "$ in [1] $end
|
|
$var wire 1 c% sram [0] $end
|
|
$var wire 1 d% sram [1] $end
|
|
$var wire 1 \' sram_inv [0] $end
|
|
$var wire 1 ]' sram_inv [1] $end
|
|
$var wire 1 I$ out [0] $end
|
|
$var wire 1 }& p0 $end
|
|
$var wire 1 a9 mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 b9 mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 c9 SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 d9 SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 e9 SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 f9 BUF_net_117 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 p# in [0] $end
|
|
$var wire 1 "$ in [1] $end
|
|
$var wire 1 c% mem [0] $end
|
|
$var wire 1 c9 mem_inv [0] $end
|
|
$var wire 1 a9 out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 a9 X $end
|
|
$var wire 1 "$ A0 $end
|
|
$var wire 1 p# A1 $end
|
|
$var wire 1 c% S $end
|
|
$var supply1 1 g9 VPWR $end
|
|
$var supply0 1 h9 VGND $end
|
|
$var supply1 1 i9 VPB $end
|
|
$var supply0 1 j9 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 a9 X $end
|
|
$var wire 1 "$ A0 $end
|
|
$var wire 1 p# A1 $end
|
|
$var wire 1 c% S $end
|
|
$var wire 1 k9 mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 a9 in [0] $end
|
|
$var wire 1 d9 in [1] $end
|
|
$var wire 1 d% mem [0] $end
|
|
$var wire 1 e9 mem_inv [0] $end
|
|
$var wire 1 b9 out [0] $end
|
|
$var wire 1 }& p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 b9 X $end
|
|
$var wire 1 }& A0 $end
|
|
$var wire 1 a9 A1 $end
|
|
$var wire 1 d% S $end
|
|
$var supply1 1 l9 VPWR $end
|
|
$var supply0 1 m9 VGND $end
|
|
$var supply1 1 n9 VPB $end
|
|
$var supply0 1 o9 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 b9 X $end
|
|
$var wire 1 }& A0 $end
|
|
$var wire 1 a9 A1 $end
|
|
$var wire 1 d% S $end
|
|
$var wire 1 p9 mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_116 $end
|
|
$var wire 1 I$ Y $end
|
|
$var wire 1 f9 A $end
|
|
$var supply1 1 q9 VPWR $end
|
|
$var supply0 1 r9 VGND $end
|
|
$var supply1 1 s9 VPB $end
|
|
$var supply0 1 t9 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 I$ Y $end
|
|
$var wire 1 f9 A $end
|
|
$var wire 1 u9 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_117 $end
|
|
$var wire 1 f9 Y $end
|
|
$var wire 1 b9 A $end
|
|
$var supply1 1 v9 VPWR $end
|
|
$var supply0 1 w9 VGND $end
|
|
$var supply1 1 x9 VPB $end
|
|
$var supply0 1 y9 VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 f9 Y $end
|
|
$var wire 1 b9 A $end
|
|
$var wire 1 z9 not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_bottom_track_27 $end
|
|
$var wire 1 q# in [0] $end
|
|
$var wire 1 #$ in [1] $end
|
|
$var wire 1 e% sram [0] $end
|
|
$var wire 1 f% sram [1] $end
|
|
$var wire 1 ^' sram_inv [0] $end
|
|
$var wire 1 _' sram_inv [1] $end
|
|
$var wire 1 J$ out [0] $end
|
|
$var wire 1 1' p0 $end
|
|
$var wire 1 {9 mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 |9 mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 }9 SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 ~9 SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 !: SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 ": BUF_net_119 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 q# in [0] $end
|
|
$var wire 1 #$ in [1] $end
|
|
$var wire 1 e% mem [0] $end
|
|
$var wire 1 }9 mem_inv [0] $end
|
|
$var wire 1 {9 out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 {9 X $end
|
|
$var wire 1 #$ A0 $end
|
|
$var wire 1 q# A1 $end
|
|
$var wire 1 e% S $end
|
|
$var supply1 1 #: VPWR $end
|
|
$var supply0 1 $: VGND $end
|
|
$var supply1 1 %: VPB $end
|
|
$var supply0 1 &: VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 {9 X $end
|
|
$var wire 1 #$ A0 $end
|
|
$var wire 1 q# A1 $end
|
|
$var wire 1 e% S $end
|
|
$var wire 1 ': mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 {9 in [0] $end
|
|
$var wire 1 ~9 in [1] $end
|
|
$var wire 1 f% mem [0] $end
|
|
$var wire 1 !: mem_inv [0] $end
|
|
$var wire 1 |9 out [0] $end
|
|
$var wire 1 1' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 |9 X $end
|
|
$var wire 1 1' A0 $end
|
|
$var wire 1 {9 A1 $end
|
|
$var wire 1 f% S $end
|
|
$var supply1 1 (: VPWR $end
|
|
$var supply0 1 ): VGND $end
|
|
$var supply1 1 *: VPB $end
|
|
$var supply0 1 +: VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 |9 X $end
|
|
$var wire 1 1' A0 $end
|
|
$var wire 1 {9 A1 $end
|
|
$var wire 1 f% S $end
|
|
$var wire 1 ,: mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_118 $end
|
|
$var wire 1 J$ Y $end
|
|
$var wire 1 ": A $end
|
|
$var supply1 1 -: VPWR $end
|
|
$var supply0 1 .: VGND $end
|
|
$var supply1 1 /: VPB $end
|
|
$var supply0 1 0: VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 J$ Y $end
|
|
$var wire 1 ": A $end
|
|
$var wire 1 1: not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_119 $end
|
|
$var wire 1 ": Y $end
|
|
$var wire 1 |9 A $end
|
|
$var supply1 1 2: VPWR $end
|
|
$var supply0 1 3: VGND $end
|
|
$var supply1 1 4: VPB $end
|
|
$var supply0 1 5: VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ": Y $end
|
|
$var wire 1 |9 A $end
|
|
$var wire 1 6: not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_bottom_track_39 $end
|
|
$var wire 1 k# in [0] $end
|
|
$var wire 1 )$ in [1] $end
|
|
$var wire 1 g% sram [0] $end
|
|
$var wire 1 h% sram [1] $end
|
|
$var wire 1 `' sram_inv [0] $end
|
|
$var wire 1 a' sram_inv [1] $end
|
|
$var wire 1 P$ out [0] $end
|
|
$var wire 1 Y' p0 $end
|
|
$var wire 1 7: mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 8: mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 9: SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 :: SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 ;: SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 <: BUF_net_121 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 k# in [0] $end
|
|
$var wire 1 )$ in [1] $end
|
|
$var wire 1 g% mem [0] $end
|
|
$var wire 1 9: mem_inv [0] $end
|
|
$var wire 1 7: out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 7: X $end
|
|
$var wire 1 )$ A0 $end
|
|
$var wire 1 k# A1 $end
|
|
$var wire 1 g% S $end
|
|
$var supply1 1 =: VPWR $end
|
|
$var supply0 1 >: VGND $end
|
|
$var supply1 1 ?: VPB $end
|
|
$var supply0 1 @: VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 7: X $end
|
|
$var wire 1 )$ A0 $end
|
|
$var wire 1 k# A1 $end
|
|
$var wire 1 g% S $end
|
|
$var wire 1 A: mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 7: in [0] $end
|
|
$var wire 1 :: in [1] $end
|
|
$var wire 1 h% mem [0] $end
|
|
$var wire 1 ;: mem_inv [0] $end
|
|
$var wire 1 8: out [0] $end
|
|
$var wire 1 Y' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 8: X $end
|
|
$var wire 1 Y' A0 $end
|
|
$var wire 1 7: A1 $end
|
|
$var wire 1 h% S $end
|
|
$var supply1 1 B: VPWR $end
|
|
$var supply0 1 C: VGND $end
|
|
$var supply1 1 D: VPB $end
|
|
$var supply0 1 E: VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 8: X $end
|
|
$var wire 1 Y' A0 $end
|
|
$var wire 1 7: A1 $end
|
|
$var wire 1 h% S $end
|
|
$var wire 1 F: mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_120 $end
|
|
$var wire 1 P$ Y $end
|
|
$var wire 1 <: A $end
|
|
$var supply1 1 G: VPWR $end
|
|
$var supply0 1 H: VGND $end
|
|
$var supply1 1 I: VPB $end
|
|
$var supply0 1 J: VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 P$ Y $end
|
|
$var wire 1 <: A $end
|
|
$var wire 1 K: not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_121 $end
|
|
$var wire 1 <: Y $end
|
|
$var wire 1 8: A $end
|
|
$var supply1 1 L: VPWR $end
|
|
$var supply0 1 M: VGND $end
|
|
$var supply1 1 N: VPB $end
|
|
$var supply0 1 O: VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 <: Y $end
|
|
$var wire 1 8: A $end
|
|
$var wire 1 P: not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_bottom_track_41 $end
|
|
$var wire 1 l# in [0] $end
|
|
$var wire 1 *$ in [1] $end
|
|
$var wire 1 i% sram [0] $end
|
|
$var wire 1 j% sram [1] $end
|
|
$var wire 1 b' sram_inv [0] $end
|
|
$var wire 1 c' sram_inv [1] $end
|
|
$var wire 1 Q$ out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
$var wire 1 Q: mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 R: mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 S: SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 T: SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 U: SYNOPSYS_UNCONNECTED_3 $end
|
|
|
|
$scope module sky130_fd_sc_hd__buf_4_0_ $end
|
|
$var wire 1 Q$ X $end
|
|
$var wire 1 R: A $end
|
|
$var supply1 1 V: VPWR $end
|
|
$var supply0 1 W: VGND $end
|
|
$var supply1 1 X: VPB $end
|
|
$var supply0 1 Y: VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 Q$ X $end
|
|
$var wire 1 R: A $end
|
|
$var wire 1 Z: buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 l# in [0] $end
|
|
$var wire 1 *$ in [1] $end
|
|
$var wire 1 i% mem [0] $end
|
|
$var wire 1 S: mem_inv [0] $end
|
|
$var wire 1 Q: out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 Q: X $end
|
|
$var wire 1 *$ A0 $end
|
|
$var wire 1 l# A1 $end
|
|
$var wire 1 i% S $end
|
|
$var supply1 1 [: VPWR $end
|
|
$var supply0 1 \: VGND $end
|
|
$var supply1 1 ]: VPB $end
|
|
$var supply0 1 ^: VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 Q: X $end
|
|
$var wire 1 *$ A0 $end
|
|
$var wire 1 l# A1 $end
|
|
$var wire 1 i% S $end
|
|
$var wire 1 _: mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 Q: in [0] $end
|
|
$var wire 1 T: in [1] $end
|
|
$var wire 1 j% mem [0] $end
|
|
$var wire 1 U: mem_inv [0] $end
|
|
$var wire 1 R: out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 R: X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 Q: A1 $end
|
|
$var wire 1 j% S $end
|
|
$var supply1 1 `: VPWR $end
|
|
$var supply0 1 a: VGND $end
|
|
$var supply1 1 b: VPB $end
|
|
$var supply0 1 c: VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 R: X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 Q: A1 $end
|
|
$var wire 1 j% S $end
|
|
$var wire 1 d: mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_bottom_track_43 $end
|
|
$var wire 1 m# in [0] $end
|
|
$var wire 1 +$ in [1] $end
|
|
$var wire 1 #% sram [0] $end
|
|
$var wire 1 $% sram [1] $end
|
|
$var wire 1 d' sram_inv [0] $end
|
|
$var wire 1 e' sram_inv [1] $end
|
|
$var wire 1 R$ out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
$var wire 1 e: mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 f: mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 g: SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 h: SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 i: SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 j: BUF_net_123 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 m# in [0] $end
|
|
$var wire 1 +$ in [1] $end
|
|
$var wire 1 #% mem [0] $end
|
|
$var wire 1 g: mem_inv [0] $end
|
|
$var wire 1 e: out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 e: X $end
|
|
$var wire 1 +$ A0 $end
|
|
$var wire 1 m# A1 $end
|
|
$var wire 1 #% S $end
|
|
$var supply1 1 k: VPWR $end
|
|
$var supply0 1 l: VGND $end
|
|
$var supply1 1 m: VPB $end
|
|
$var supply0 1 n: VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 e: X $end
|
|
$var wire 1 +$ A0 $end
|
|
$var wire 1 m# A1 $end
|
|
$var wire 1 #% S $end
|
|
$var wire 1 o: mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 e: in [0] $end
|
|
$var wire 1 h: in [1] $end
|
|
$var wire 1 $% mem [0] $end
|
|
$var wire 1 i: mem_inv [0] $end
|
|
$var wire 1 f: out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 f: X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 e: A1 $end
|
|
$var wire 1 $% S $end
|
|
$var supply1 1 p: VPWR $end
|
|
$var supply0 1 q: VGND $end
|
|
$var supply1 1 r: VPB $end
|
|
$var supply0 1 s: VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 f: X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 e: A1 $end
|
|
$var wire 1 $% S $end
|
|
$var wire 1 t: mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_122 $end
|
|
$var wire 1 R$ Y $end
|
|
$var wire 1 j: A $end
|
|
$var supply1 1 u: VPWR $end
|
|
$var supply0 1 v: VGND $end
|
|
$var supply1 1 w: VPB $end
|
|
$var supply0 1 x: VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 R$ Y $end
|
|
$var wire 1 j: A $end
|
|
$var wire 1 y: not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_123 $end
|
|
$var wire 1 j: Y $end
|
|
$var wire 1 f: A $end
|
|
$var supply1 1 z: VPWR $end
|
|
$var supply0 1 {: VGND $end
|
|
$var supply1 1 |: VPB $end
|
|
$var supply0 1 }: VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 j: Y $end
|
|
$var wire 1 f: A $end
|
|
$var wire 1 ~: not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_bottom_track_47 $end
|
|
$var wire 1 o# in [0] $end
|
|
$var wire 1 -$ in [1] $end
|
|
$var wire 1 %% sram [0] $end
|
|
$var wire 1 &% sram [1] $end
|
|
$var wire 1 f' sram_inv [0] $end
|
|
$var wire 1 g' sram_inv [1] $end
|
|
$var wire 1 T$ out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
$var wire 1 !; mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 "; mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 #; SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 $; SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 %; SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 &; BUF_net_125 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 o# in [0] $end
|
|
$var wire 1 -$ in [1] $end
|
|
$var wire 1 %% mem [0] $end
|
|
$var wire 1 #; mem_inv [0] $end
|
|
$var wire 1 !; out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 !; X $end
|
|
$var wire 1 -$ A0 $end
|
|
$var wire 1 o# A1 $end
|
|
$var wire 1 %% S $end
|
|
$var supply1 1 '; VPWR $end
|
|
$var supply0 1 (; VGND $end
|
|
$var supply1 1 ); VPB $end
|
|
$var supply0 1 *; VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 !; X $end
|
|
$var wire 1 -$ A0 $end
|
|
$var wire 1 o# A1 $end
|
|
$var wire 1 %% S $end
|
|
$var wire 1 +; mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 !; in [0] $end
|
|
$var wire 1 $; in [1] $end
|
|
$var wire 1 &% mem [0] $end
|
|
$var wire 1 %; mem_inv [0] $end
|
|
$var wire 1 "; out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 "; X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 !; A1 $end
|
|
$var wire 1 &% S $end
|
|
$var supply1 1 ,; VPWR $end
|
|
$var supply0 1 -; VGND $end
|
|
$var supply1 1 .; VPB $end
|
|
$var supply0 1 /; VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 "; X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 !; A1 $end
|
|
$var wire 1 &% S $end
|
|
$var wire 1 0; mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_124 $end
|
|
$var wire 1 T$ Y $end
|
|
$var wire 1 &; A $end
|
|
$var supply1 1 1; VPWR $end
|
|
$var supply0 1 2; VGND $end
|
|
$var supply1 1 3; VPB $end
|
|
$var supply0 1 4; VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 T$ Y $end
|
|
$var wire 1 &; A $end
|
|
$var wire 1 5; not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_125 $end
|
|
$var wire 1 &; Y $end
|
|
$var wire 1 "; A $end
|
|
$var supply1 1 6; VPWR $end
|
|
$var supply0 1 7; VGND $end
|
|
$var supply1 1 8; VPB $end
|
|
$var supply0 1 9; VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 &; Y $end
|
|
$var wire 1 "; A $end
|
|
$var wire 1 :; not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_bottom_track_49 $end
|
|
$var wire 1 p# in [0] $end
|
|
$var wire 1 .$ in [1] $end
|
|
$var wire 1 '% sram [0] $end
|
|
$var wire 1 (% sram [1] $end
|
|
$var wire 1 h' sram_inv [0] $end
|
|
$var wire 1 i' sram_inv [1] $end
|
|
$var wire 1 U$ out [0] $end
|
|
$var wire 1 1' p0 $end
|
|
$var wire 1 ;; mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 <; mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 =; SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 >; SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 ?; SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 @; BUF_net_127 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 p# in [0] $end
|
|
$var wire 1 .$ in [1] $end
|
|
$var wire 1 '% mem [0] $end
|
|
$var wire 1 =; mem_inv [0] $end
|
|
$var wire 1 ;; out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 ;; X $end
|
|
$var wire 1 .$ A0 $end
|
|
$var wire 1 p# A1 $end
|
|
$var wire 1 '% S $end
|
|
$var supply1 1 A; VPWR $end
|
|
$var supply0 1 B; VGND $end
|
|
$var supply1 1 C; VPB $end
|
|
$var supply0 1 D; VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ;; X $end
|
|
$var wire 1 .$ A0 $end
|
|
$var wire 1 p# A1 $end
|
|
$var wire 1 '% S $end
|
|
$var wire 1 E; mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 ;; in [0] $end
|
|
$var wire 1 >; in [1] $end
|
|
$var wire 1 (% mem [0] $end
|
|
$var wire 1 ?; mem_inv [0] $end
|
|
$var wire 1 <; out [0] $end
|
|
$var wire 1 1' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 <; X $end
|
|
$var wire 1 1' A0 $end
|
|
$var wire 1 ;; A1 $end
|
|
$var wire 1 (% S $end
|
|
$var supply1 1 F; VPWR $end
|
|
$var supply0 1 G; VGND $end
|
|
$var supply1 1 H; VPB $end
|
|
$var supply0 1 I; VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 <; X $end
|
|
$var wire 1 1' A0 $end
|
|
$var wire 1 ;; A1 $end
|
|
$var wire 1 (% S $end
|
|
$var wire 1 J; mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_126 $end
|
|
$var wire 1 U$ Y $end
|
|
$var wire 1 @; A $end
|
|
$var supply1 1 K; VPWR $end
|
|
$var supply0 1 L; VGND $end
|
|
$var supply1 1 M; VPB $end
|
|
$var supply0 1 N; VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 U$ Y $end
|
|
$var wire 1 @; A $end
|
|
$var wire 1 O; not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_127 $end
|
|
$var wire 1 @; Y $end
|
|
$var wire 1 <; A $end
|
|
$var supply1 1 P; VPWR $end
|
|
$var supply0 1 Q; VGND $end
|
|
$var supply1 1 R; VPB $end
|
|
$var supply0 1 S; VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 @; Y $end
|
|
$var wire 1 <; A $end
|
|
$var wire 1 T; not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_bottom_track_51 $end
|
|
$var wire 1 q# in [0] $end
|
|
$var wire 1 /$ in [1] $end
|
|
$var wire 1 )% sram [0] $end
|
|
$var wire 1 *% sram [1] $end
|
|
$var wire 1 j' sram_inv [0] $end
|
|
$var wire 1 k' sram_inv [1] $end
|
|
$var wire 1 V$ out [0] $end
|
|
$var wire 1 1' p0 $end
|
|
$var wire 1 U; mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 V; mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 W; SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 X; SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 Y; SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 Z; BUF_net_129 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 q# in [0] $end
|
|
$var wire 1 /$ in [1] $end
|
|
$var wire 1 )% mem [0] $end
|
|
$var wire 1 W; mem_inv [0] $end
|
|
$var wire 1 U; out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 U; X $end
|
|
$var wire 1 /$ A0 $end
|
|
$var wire 1 q# A1 $end
|
|
$var wire 1 )% S $end
|
|
$var supply1 1 [; VPWR $end
|
|
$var supply0 1 \; VGND $end
|
|
$var supply1 1 ]; VPB $end
|
|
$var supply0 1 ^; VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 U; X $end
|
|
$var wire 1 /$ A0 $end
|
|
$var wire 1 q# A1 $end
|
|
$var wire 1 )% S $end
|
|
$var wire 1 _; mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 U; in [0] $end
|
|
$var wire 1 X; in [1] $end
|
|
$var wire 1 *% mem [0] $end
|
|
$var wire 1 Y; mem_inv [0] $end
|
|
$var wire 1 V; out [0] $end
|
|
$var wire 1 1' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 V; X $end
|
|
$var wire 1 1' A0 $end
|
|
$var wire 1 U; A1 $end
|
|
$var wire 1 *% S $end
|
|
$var supply1 1 `; VPWR $end
|
|
$var supply0 1 a; VGND $end
|
|
$var supply1 1 b; VPB $end
|
|
$var supply0 1 c; VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 V; X $end
|
|
$var wire 1 1' A0 $end
|
|
$var wire 1 U; A1 $end
|
|
$var wire 1 *% S $end
|
|
$var wire 1 d; mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_128 $end
|
|
$var wire 1 V$ Y $end
|
|
$var wire 1 Z; A $end
|
|
$var supply1 1 e; VPWR $end
|
|
$var supply0 1 f; VGND $end
|
|
$var supply1 1 g; VPB $end
|
|
$var supply0 1 h; VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 V$ Y $end
|
|
$var wire 1 Z; A $end
|
|
$var wire 1 i; not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_129 $end
|
|
$var wire 1 Z; Y $end
|
|
$var wire 1 V; A $end
|
|
$var supply1 1 j; VPWR $end
|
|
$var supply0 1 k; VGND $end
|
|
$var supply1 1 l; VPB $end
|
|
$var supply0 1 m; VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 Z; Y $end
|
|
$var wire 1 V; A $end
|
|
$var wire 1 n; not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_bottom_track_53 $end
|
|
$var wire 1 r# in [0] $end
|
|
$var wire 1 0$ in [1] $end
|
|
$var wire 1 +% sram [0] $end
|
|
$var wire 1 ,% sram [1] $end
|
|
$var wire 1 l' sram_inv [0] $end
|
|
$var wire 1 m' sram_inv [1] $end
|
|
$var wire 1 W$ out [0] $end
|
|
$var wire 1 (' p0 $end
|
|
$var wire 1 o; mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 p; mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 q; SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 r; SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 s; SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 t; BUF_net_131 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 r# in [0] $end
|
|
$var wire 1 0$ in [1] $end
|
|
$var wire 1 +% mem [0] $end
|
|
$var wire 1 q; mem_inv [0] $end
|
|
$var wire 1 o; out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 o; X $end
|
|
$var wire 1 0$ A0 $end
|
|
$var wire 1 r# A1 $end
|
|
$var wire 1 +% S $end
|
|
$var supply1 1 u; VPWR $end
|
|
$var supply0 1 v; VGND $end
|
|
$var supply1 1 w; VPB $end
|
|
$var supply0 1 x; VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 o; X $end
|
|
$var wire 1 0$ A0 $end
|
|
$var wire 1 r# A1 $end
|
|
$var wire 1 +% S $end
|
|
$var wire 1 y; mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 o; in [0] $end
|
|
$var wire 1 r; in [1] $end
|
|
$var wire 1 ,% mem [0] $end
|
|
$var wire 1 s; mem_inv [0] $end
|
|
$var wire 1 p; out [0] $end
|
|
$var wire 1 (' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 p; X $end
|
|
$var wire 1 (' A0 $end
|
|
$var wire 1 o; A1 $end
|
|
$var wire 1 ,% S $end
|
|
$var supply1 1 z; VPWR $end
|
|
$var supply0 1 {; VGND $end
|
|
$var supply1 1 |; VPB $end
|
|
$var supply0 1 }; VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 p; X $end
|
|
$var wire 1 (' A0 $end
|
|
$var wire 1 o; A1 $end
|
|
$var wire 1 ,% S $end
|
|
$var wire 1 ~; mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_130 $end
|
|
$var wire 1 W$ Y $end
|
|
$var wire 1 t; A $end
|
|
$var supply1 1 !< VPWR $end
|
|
$var supply0 1 "< VGND $end
|
|
$var supply1 1 #< VPB $end
|
|
$var supply0 1 $< VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 W$ Y $end
|
|
$var wire 1 t; A $end
|
|
$var wire 1 %< not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_131 $end
|
|
$var wire 1 t; Y $end
|
|
$var wire 1 p; A $end
|
|
$var supply1 1 &< VPWR $end
|
|
$var supply0 1 '< VGND $end
|
|
$var supply1 1 (< VPB $end
|
|
$var supply0 1 )< VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 t; Y $end
|
|
$var wire 1 p; A $end
|
|
$var wire 1 *< not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_13 $end
|
|
$var wire 1 Q# in [0] $end
|
|
$var wire 1 3$ in [1] $end
|
|
$var wire 1 -% sram [0] $end
|
|
$var wire 1 .% sram [1] $end
|
|
$var wire 1 n' sram_inv [0] $end
|
|
$var wire 1 o' sram_inv [1] $end
|
|
$var wire 1 a$ out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
$var wire 1 +< mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 ,< mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 -< SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 .< SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 /< SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 0< BUF_net_133 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 Q# in [0] $end
|
|
$var wire 1 3$ in [1] $end
|
|
$var wire 1 -% mem [0] $end
|
|
$var wire 1 -< mem_inv [0] $end
|
|
$var wire 1 +< out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 +< X $end
|
|
$var wire 1 3$ A0 $end
|
|
$var wire 1 Q# A1 $end
|
|
$var wire 1 -% S $end
|
|
$var supply1 1 1< VPWR $end
|
|
$var supply0 1 2< VGND $end
|
|
$var supply1 1 3< VPB $end
|
|
$var supply0 1 4< VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 +< X $end
|
|
$var wire 1 3$ A0 $end
|
|
$var wire 1 Q# A1 $end
|
|
$var wire 1 -% S $end
|
|
$var wire 1 5< mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 +< in [0] $end
|
|
$var wire 1 .< in [1] $end
|
|
$var wire 1 .% mem [0] $end
|
|
$var wire 1 /< mem_inv [0] $end
|
|
$var wire 1 ,< out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 ,< X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 +< A1 $end
|
|
$var wire 1 .% S $end
|
|
$var supply1 1 6< VPWR $end
|
|
$var supply0 1 7< VGND $end
|
|
$var supply1 1 8< VPB $end
|
|
$var supply0 1 9< VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ,< X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 +< A1 $end
|
|
$var wire 1 .% S $end
|
|
$var wire 1 :< mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_132 $end
|
|
$var wire 1 a$ Y $end
|
|
$var wire 1 0< A $end
|
|
$var supply1 1 ;< VPWR $end
|
|
$var supply0 1 << VGND $end
|
|
$var supply1 1 =< VPB $end
|
|
$var supply0 1 >< VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 a$ Y $end
|
|
$var wire 1 0< A $end
|
|
$var wire 1 ?< not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_133 $end
|
|
$var wire 1 0< Y $end
|
|
$var wire 1 ,< A $end
|
|
$var supply1 1 @< VPWR $end
|
|
$var supply0 1 A< VGND $end
|
|
$var supply1 1 B< VPB $end
|
|
$var supply0 1 C< VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 0< Y $end
|
|
$var wire 1 ,< A $end
|
|
$var wire 1 D< not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_15 $end
|
|
$var wire 1 R# in [0] $end
|
|
$var wire 1 4$ in [1] $end
|
|
$var wire 1 /% sram [0] $end
|
|
$var wire 1 0% sram [1] $end
|
|
$var wire 1 q' sram_inv [0] $end
|
|
$var wire 1 r' sram_inv [1] $end
|
|
$var wire 1 b$ out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
$var wire 1 E< mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 F< mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 G< SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 H< SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 I< SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 J< BUF_net_135 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 R# in [0] $end
|
|
$var wire 1 4$ in [1] $end
|
|
$var wire 1 /% mem [0] $end
|
|
$var wire 1 G< mem_inv [0] $end
|
|
$var wire 1 E< out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 E< X $end
|
|
$var wire 1 4$ A0 $end
|
|
$var wire 1 R# A1 $end
|
|
$var wire 1 /% S $end
|
|
$var supply1 1 K< VPWR $end
|
|
$var supply0 1 L< VGND $end
|
|
$var supply1 1 M< VPB $end
|
|
$var supply0 1 N< VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 E< X $end
|
|
$var wire 1 4$ A0 $end
|
|
$var wire 1 R# A1 $end
|
|
$var wire 1 /% S $end
|
|
$var wire 1 O< mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 E< in [0] $end
|
|
$var wire 1 H< in [1] $end
|
|
$var wire 1 0% mem [0] $end
|
|
$var wire 1 I< mem_inv [0] $end
|
|
$var wire 1 F< out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 F< X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 E< A1 $end
|
|
$var wire 1 0% S $end
|
|
$var supply1 1 P< VPWR $end
|
|
$var supply0 1 Q< VGND $end
|
|
$var supply1 1 R< VPB $end
|
|
$var supply0 1 S< VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 F< X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 E< A1 $end
|
|
$var wire 1 0% S $end
|
|
$var wire 1 T< mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_134 $end
|
|
$var wire 1 b$ Y $end
|
|
$var wire 1 J< A $end
|
|
$var supply1 1 U< VPWR $end
|
|
$var supply0 1 V< VGND $end
|
|
$var supply1 1 W< VPB $end
|
|
$var supply0 1 X< VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 b$ Y $end
|
|
$var wire 1 J< A $end
|
|
$var wire 1 Y< not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_135 $end
|
|
$var wire 1 J< Y $end
|
|
$var wire 1 F< A $end
|
|
$var supply1 1 Z< VPWR $end
|
|
$var supply0 1 [< VGND $end
|
|
$var supply1 1 \< VPB $end
|
|
$var supply0 1 ]< VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 J< Y $end
|
|
$var wire 1 F< A $end
|
|
$var wire 1 ^< not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_17 $end
|
|
$var wire 1 S# in [0] $end
|
|
$var wire 1 5$ in [1] $end
|
|
$var wire 1 1% sram [0] $end
|
|
$var wire 1 2% sram [1] $end
|
|
$var wire 1 s' sram_inv [0] $end
|
|
$var wire 1 t' sram_inv [1] $end
|
|
$var wire 1 c$ out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
$var wire 1 _< mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 `< mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 a< SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 b< SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 c< SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 d< BUF_net_137 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 S# in [0] $end
|
|
$var wire 1 5$ in [1] $end
|
|
$var wire 1 1% mem [0] $end
|
|
$var wire 1 a< mem_inv [0] $end
|
|
$var wire 1 _< out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 _< X $end
|
|
$var wire 1 5$ A0 $end
|
|
$var wire 1 S# A1 $end
|
|
$var wire 1 1% S $end
|
|
$var supply1 1 e< VPWR $end
|
|
$var supply0 1 f< VGND $end
|
|
$var supply1 1 g< VPB $end
|
|
$var supply0 1 h< VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 _< X $end
|
|
$var wire 1 5$ A0 $end
|
|
$var wire 1 S# A1 $end
|
|
$var wire 1 1% S $end
|
|
$var wire 1 i< mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 _< in [0] $end
|
|
$var wire 1 b< in [1] $end
|
|
$var wire 1 2% mem [0] $end
|
|
$var wire 1 c< mem_inv [0] $end
|
|
$var wire 1 `< out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 `< X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 _< A1 $end
|
|
$var wire 1 2% S $end
|
|
$var supply1 1 j< VPWR $end
|
|
$var supply0 1 k< VGND $end
|
|
$var supply1 1 l< VPB $end
|
|
$var supply0 1 m< VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 `< X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 _< A1 $end
|
|
$var wire 1 2% S $end
|
|
$var wire 1 n< mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_136 $end
|
|
$var wire 1 c$ Y $end
|
|
$var wire 1 d< A $end
|
|
$var supply1 1 o< VPWR $end
|
|
$var supply0 1 p< VGND $end
|
|
$var supply1 1 q< VPB $end
|
|
$var supply0 1 r< VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 c$ Y $end
|
|
$var wire 1 d< A $end
|
|
$var wire 1 s< not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_137 $end
|
|
$var wire 1 d< Y $end
|
|
$var wire 1 `< A $end
|
|
$var supply1 1 t< VPWR $end
|
|
$var supply0 1 u< VGND $end
|
|
$var supply1 1 v< VPB $end
|
|
$var supply0 1 w< VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 d< Y $end
|
|
$var wire 1 `< A $end
|
|
$var wire 1 x< not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_19 $end
|
|
$var wire 1 T# in [0] $end
|
|
$var wire 1 6$ in [1] $end
|
|
$var wire 1 3% sram [0] $end
|
|
$var wire 1 4% sram [1] $end
|
|
$var wire 1 u' sram_inv [0] $end
|
|
$var wire 1 v' sram_inv [1] $end
|
|
$var wire 1 d$ out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
$var wire 1 y< mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 z< mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 {< SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 |< SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 }< SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 ~< BUF_net_139 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 T# in [0] $end
|
|
$var wire 1 6$ in [1] $end
|
|
$var wire 1 3% mem [0] $end
|
|
$var wire 1 {< mem_inv [0] $end
|
|
$var wire 1 y< out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 y< X $end
|
|
$var wire 1 6$ A0 $end
|
|
$var wire 1 T# A1 $end
|
|
$var wire 1 3% S $end
|
|
$var supply1 1 != VPWR $end
|
|
$var supply0 1 "= VGND $end
|
|
$var supply1 1 #= VPB $end
|
|
$var supply0 1 $= VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 y< X $end
|
|
$var wire 1 6$ A0 $end
|
|
$var wire 1 T# A1 $end
|
|
$var wire 1 3% S $end
|
|
$var wire 1 %= mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 y< in [0] $end
|
|
$var wire 1 |< in [1] $end
|
|
$var wire 1 4% mem [0] $end
|
|
$var wire 1 }< mem_inv [0] $end
|
|
$var wire 1 z< out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 z< X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 y< A1 $end
|
|
$var wire 1 4% S $end
|
|
$var supply1 1 &= VPWR $end
|
|
$var supply0 1 '= VGND $end
|
|
$var supply1 1 (= VPB $end
|
|
$var supply0 1 )= VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 z< X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 y< A1 $end
|
|
$var wire 1 4% S $end
|
|
$var wire 1 *= mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_138 $end
|
|
$var wire 1 d$ Y $end
|
|
$var wire 1 ~< A $end
|
|
$var supply1 1 += VPWR $end
|
|
$var supply0 1 ,= VGND $end
|
|
$var supply1 1 -= VPB $end
|
|
$var supply0 1 .= VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 d$ Y $end
|
|
$var wire 1 ~< A $end
|
|
$var wire 1 /= not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_139 $end
|
|
$var wire 1 ~< Y $end
|
|
$var wire 1 z< A $end
|
|
$var supply1 1 0= VPWR $end
|
|
$var supply0 1 1= VGND $end
|
|
$var supply1 1 2= VPB $end
|
|
$var supply0 1 3= VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ~< Y $end
|
|
$var wire 1 z< A $end
|
|
$var wire 1 4= not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_21 $end
|
|
$var wire 1 U# in [0] $end
|
|
$var wire 1 7$ in [1] $end
|
|
$var wire 1 5% sram [0] $end
|
|
$var wire 1 6% sram [1] $end
|
|
$var wire 1 w' sram_inv [0] $end
|
|
$var wire 1 x' sram_inv [1] $end
|
|
$var wire 1 e$ out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
$var wire 1 5= mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 6= mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 7= SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 8= SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 9= SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 := BUF_net_141 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 U# in [0] $end
|
|
$var wire 1 7$ in [1] $end
|
|
$var wire 1 5% mem [0] $end
|
|
$var wire 1 7= mem_inv [0] $end
|
|
$var wire 1 5= out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 5= X $end
|
|
$var wire 1 7$ A0 $end
|
|
$var wire 1 U# A1 $end
|
|
$var wire 1 5% S $end
|
|
$var supply1 1 ;= VPWR $end
|
|
$var supply0 1 <= VGND $end
|
|
$var supply1 1 == VPB $end
|
|
$var supply0 1 >= VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 5= X $end
|
|
$var wire 1 7$ A0 $end
|
|
$var wire 1 U# A1 $end
|
|
$var wire 1 5% S $end
|
|
$var wire 1 ?= mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 5= in [0] $end
|
|
$var wire 1 8= in [1] $end
|
|
$var wire 1 6% mem [0] $end
|
|
$var wire 1 9= mem_inv [0] $end
|
|
$var wire 1 6= out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 6= X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 5= A1 $end
|
|
$var wire 1 6% S $end
|
|
$var supply1 1 @= VPWR $end
|
|
$var supply0 1 A= VGND $end
|
|
$var supply1 1 B= VPB $end
|
|
$var supply0 1 C= VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 6= X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 5= A1 $end
|
|
$var wire 1 6% S $end
|
|
$var wire 1 D= mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_140 $end
|
|
$var wire 1 e$ Y $end
|
|
$var wire 1 := A $end
|
|
$var supply1 1 E= VPWR $end
|
|
$var supply0 1 F= VGND $end
|
|
$var supply1 1 G= VPB $end
|
|
$var supply0 1 H= VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 e$ Y $end
|
|
$var wire 1 := A $end
|
|
$var wire 1 I= not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_141 $end
|
|
$var wire 1 := Y $end
|
|
$var wire 1 6= A $end
|
|
$var supply1 1 J= VPWR $end
|
|
$var supply0 1 K= VGND $end
|
|
$var supply1 1 L= VPB $end
|
|
$var supply0 1 M= VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 := Y $end
|
|
$var wire 1 6= A $end
|
|
$var wire 1 N= not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_23 $end
|
|
$var wire 1 V# in [0] $end
|
|
$var wire 1 8$ in [1] $end
|
|
$var wire 1 9% sram [0] $end
|
|
$var wire 1 :% sram [1] $end
|
|
$var wire 1 y' sram_inv [0] $end
|
|
$var wire 1 z' sram_inv [1] $end
|
|
$var wire 1 f$ out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
$var wire 1 O= mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 P= mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 Q= SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 R= SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 S= SYNOPSYS_UNCONNECTED_3 $end
|
|
|
|
$scope module sky130_fd_sc_hd__buf_4_0_ $end
|
|
$var wire 1 f$ X $end
|
|
$var wire 1 P= A $end
|
|
$var supply1 1 T= VPWR $end
|
|
$var supply0 1 U= VGND $end
|
|
$var supply1 1 V= VPB $end
|
|
$var supply0 1 W= VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 f$ X $end
|
|
$var wire 1 P= A $end
|
|
$var wire 1 X= buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 V# in [0] $end
|
|
$var wire 1 8$ in [1] $end
|
|
$var wire 1 9% mem [0] $end
|
|
$var wire 1 Q= mem_inv [0] $end
|
|
$var wire 1 O= out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 O= X $end
|
|
$var wire 1 8$ A0 $end
|
|
$var wire 1 V# A1 $end
|
|
$var wire 1 9% S $end
|
|
$var supply1 1 Y= VPWR $end
|
|
$var supply0 1 Z= VGND $end
|
|
$var supply1 1 [= VPB $end
|
|
$var supply0 1 \= VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 O= X $end
|
|
$var wire 1 8$ A0 $end
|
|
$var wire 1 V# A1 $end
|
|
$var wire 1 9% S $end
|
|
$var wire 1 ]= mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 O= in [0] $end
|
|
$var wire 1 R= in [1] $end
|
|
$var wire 1 :% mem [0] $end
|
|
$var wire 1 S= mem_inv [0] $end
|
|
$var wire 1 P= out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 P= X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 O= A1 $end
|
|
$var wire 1 :% S $end
|
|
$var supply1 1 ^= VPWR $end
|
|
$var supply0 1 _= VGND $end
|
|
$var supply1 1 `= VPB $end
|
|
$var supply0 1 a= VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 P= X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 O= A1 $end
|
|
$var wire 1 :% S $end
|
|
$var wire 1 b= mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_25 $end
|
|
$var wire 1 W# in [0] $end
|
|
$var wire 1 9$ in [1] $end
|
|
$var wire 1 ;% sram [0] $end
|
|
$var wire 1 <% sram [1] $end
|
|
$var wire 1 {' sram_inv [0] $end
|
|
$var wire 1 |' sram_inv [1] $end
|
|
$var wire 1 g$ out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
$var wire 1 c= mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 d= mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 e= SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 f= SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 g= SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 h= BUF_net_143 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 W# in [0] $end
|
|
$var wire 1 9$ in [1] $end
|
|
$var wire 1 ;% mem [0] $end
|
|
$var wire 1 e= mem_inv [0] $end
|
|
$var wire 1 c= out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 c= X $end
|
|
$var wire 1 9$ A0 $end
|
|
$var wire 1 W# A1 $end
|
|
$var wire 1 ;% S $end
|
|
$var supply1 1 i= VPWR $end
|
|
$var supply0 1 j= VGND $end
|
|
$var supply1 1 k= VPB $end
|
|
$var supply0 1 l= VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 c= X $end
|
|
$var wire 1 9$ A0 $end
|
|
$var wire 1 W# A1 $end
|
|
$var wire 1 ;% S $end
|
|
$var wire 1 m= mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 c= in [0] $end
|
|
$var wire 1 f= in [1] $end
|
|
$var wire 1 <% mem [0] $end
|
|
$var wire 1 g= mem_inv [0] $end
|
|
$var wire 1 d= out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 d= X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 c= A1 $end
|
|
$var wire 1 <% S $end
|
|
$var supply1 1 n= VPWR $end
|
|
$var supply0 1 o= VGND $end
|
|
$var supply1 1 p= VPB $end
|
|
$var supply0 1 q= VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 d= X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 c= A1 $end
|
|
$var wire 1 <% S $end
|
|
$var wire 1 r= mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_142 $end
|
|
$var wire 1 g$ Y $end
|
|
$var wire 1 h= A $end
|
|
$var supply1 1 s= VPWR $end
|
|
$var supply0 1 t= VGND $end
|
|
$var supply1 1 u= VPB $end
|
|
$var supply0 1 v= VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 g$ Y $end
|
|
$var wire 1 h= A $end
|
|
$var wire 1 w= not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_143 $end
|
|
$var wire 1 h= Y $end
|
|
$var wire 1 d= A $end
|
|
$var supply1 1 x= VPWR $end
|
|
$var supply0 1 y= VGND $end
|
|
$var supply1 1 z= VPB $end
|
|
$var supply0 1 {= VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 h= Y $end
|
|
$var wire 1 d= A $end
|
|
$var wire 1 |= not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_27 $end
|
|
$var wire 1 X# in [0] $end
|
|
$var wire 1 :$ in [1] $end
|
|
$var wire 1 =% sram [0] $end
|
|
$var wire 1 >% sram [1] $end
|
|
$var wire 1 }' sram_inv [0] $end
|
|
$var wire 1 ~' sram_inv [1] $end
|
|
$var wire 1 h$ out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
$var wire 1 }= mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 ~= mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 !> SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 "> SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 #> SYNOPSYS_UNCONNECTED_3 $end
|
|
|
|
$scope module sky130_fd_sc_hd__buf_4_0_ $end
|
|
$var wire 1 h$ X $end
|
|
$var wire 1 ~= A $end
|
|
$var supply1 1 $> VPWR $end
|
|
$var supply0 1 %> VGND $end
|
|
$var supply1 1 &> VPB $end
|
|
$var supply0 1 '> VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 h$ X $end
|
|
$var wire 1 ~= A $end
|
|
$var wire 1 (> buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 X# in [0] $end
|
|
$var wire 1 :$ in [1] $end
|
|
$var wire 1 =% mem [0] $end
|
|
$var wire 1 !> mem_inv [0] $end
|
|
$var wire 1 }= out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 }= X $end
|
|
$var wire 1 :$ A0 $end
|
|
$var wire 1 X# A1 $end
|
|
$var wire 1 =% S $end
|
|
$var supply1 1 )> VPWR $end
|
|
$var supply0 1 *> VGND $end
|
|
$var supply1 1 +> VPB $end
|
|
$var supply0 1 ,> VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 }= X $end
|
|
$var wire 1 :$ A0 $end
|
|
$var wire 1 X# A1 $end
|
|
$var wire 1 =% S $end
|
|
$var wire 1 -> mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 }= in [0] $end
|
|
$var wire 1 "> in [1] $end
|
|
$var wire 1 >% mem [0] $end
|
|
$var wire 1 #> mem_inv [0] $end
|
|
$var wire 1 ~= out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 ~= X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 }= A1 $end
|
|
$var wire 1 >% S $end
|
|
$var supply1 1 .> VPWR $end
|
|
$var supply0 1 /> VGND $end
|
|
$var supply1 1 0> VPB $end
|
|
$var supply0 1 1> VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ~= X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 }= A1 $end
|
|
$var wire 1 >% S $end
|
|
$var wire 1 2> mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_31 $end
|
|
$var wire 1 Z# in [0] $end
|
|
$var wire 1 4$ in [1] $end
|
|
$var wire 1 ?% sram [0] $end
|
|
$var wire 1 @% sram [1] $end
|
|
$var wire 1 !( sram_inv [0] $end
|
|
$var wire 1 "( sram_inv [1] $end
|
|
$var wire 1 j$ out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
$var wire 1 3> mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 4> mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 5> SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 6> SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 7> SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 8> BUF_net_145 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 Z# in [0] $end
|
|
$var wire 1 4$ in [1] $end
|
|
$var wire 1 ?% mem [0] $end
|
|
$var wire 1 5> mem_inv [0] $end
|
|
$var wire 1 3> out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 3> X $end
|
|
$var wire 1 4$ A0 $end
|
|
$var wire 1 Z# A1 $end
|
|
$var wire 1 ?% S $end
|
|
$var supply1 1 9> VPWR $end
|
|
$var supply0 1 :> VGND $end
|
|
$var supply1 1 ;> VPB $end
|
|
$var supply0 1 <> VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 3> X $end
|
|
$var wire 1 4$ A0 $end
|
|
$var wire 1 Z# A1 $end
|
|
$var wire 1 ?% S $end
|
|
$var wire 1 => mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 3> in [0] $end
|
|
$var wire 1 6> in [1] $end
|
|
$var wire 1 @% mem [0] $end
|
|
$var wire 1 7> mem_inv [0] $end
|
|
$var wire 1 4> out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 4> X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 3> A1 $end
|
|
$var wire 1 @% S $end
|
|
$var supply1 1 >> VPWR $end
|
|
$var supply0 1 ?> VGND $end
|
|
$var supply1 1 @> VPB $end
|
|
$var supply0 1 A> VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 4> X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 3> A1 $end
|
|
$var wire 1 @% S $end
|
|
$var wire 1 B> mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_144 $end
|
|
$var wire 1 j$ Y $end
|
|
$var wire 1 8> A $end
|
|
$var supply1 1 C> VPWR $end
|
|
$var supply0 1 D> VGND $end
|
|
$var supply1 1 E> VPB $end
|
|
$var supply0 1 F> VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 j$ Y $end
|
|
$var wire 1 8> A $end
|
|
$var wire 1 G> not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_145 $end
|
|
$var wire 1 8> Y $end
|
|
$var wire 1 4> A $end
|
|
$var supply1 1 H> VPWR $end
|
|
$var supply0 1 I> VGND $end
|
|
$var supply1 1 J> VPB $end
|
|
$var supply0 1 K> VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 8> Y $end
|
|
$var wire 1 4> A $end
|
|
$var wire 1 L> not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_33 $end
|
|
$var wire 1 [# in [0] $end
|
|
$var wire 1 5$ in [1] $end
|
|
$var wire 1 A% sram [0] $end
|
|
$var wire 1 B% sram [1] $end
|
|
$var wire 1 #( sram_inv [0] $end
|
|
$var wire 1 $( sram_inv [1] $end
|
|
$var wire 1 k$ out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
$var wire 1 M> mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 N> mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 O> SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 P> SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 Q> SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 R> BUF_net_147 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 [# in [0] $end
|
|
$var wire 1 5$ in [1] $end
|
|
$var wire 1 A% mem [0] $end
|
|
$var wire 1 O> mem_inv [0] $end
|
|
$var wire 1 M> out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 M> X $end
|
|
$var wire 1 5$ A0 $end
|
|
$var wire 1 [# A1 $end
|
|
$var wire 1 A% S $end
|
|
$var supply1 1 S> VPWR $end
|
|
$var supply0 1 T> VGND $end
|
|
$var supply1 1 U> VPB $end
|
|
$var supply0 1 V> VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 M> X $end
|
|
$var wire 1 5$ A0 $end
|
|
$var wire 1 [# A1 $end
|
|
$var wire 1 A% S $end
|
|
$var wire 1 W> mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 M> in [0] $end
|
|
$var wire 1 P> in [1] $end
|
|
$var wire 1 B% mem [0] $end
|
|
$var wire 1 Q> mem_inv [0] $end
|
|
$var wire 1 N> out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 N> X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 M> A1 $end
|
|
$var wire 1 B% S $end
|
|
$var supply1 1 X> VPWR $end
|
|
$var supply0 1 Y> VGND $end
|
|
$var supply1 1 Z> VPB $end
|
|
$var supply0 1 [> VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 N> X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 M> A1 $end
|
|
$var wire 1 B% S $end
|
|
$var wire 1 \> mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_146 $end
|
|
$var wire 1 k$ Y $end
|
|
$var wire 1 R> A $end
|
|
$var supply1 1 ]> VPWR $end
|
|
$var supply0 1 ^> VGND $end
|
|
$var supply1 1 _> VPB $end
|
|
$var supply0 1 `> VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 k$ Y $end
|
|
$var wire 1 R> A $end
|
|
$var wire 1 a> not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_147 $end
|
|
$var wire 1 R> Y $end
|
|
$var wire 1 N> A $end
|
|
$var supply1 1 b> VPWR $end
|
|
$var supply0 1 c> VGND $end
|
|
$var supply1 1 d> VPB $end
|
|
$var supply0 1 e> VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 R> Y $end
|
|
$var wire 1 N> A $end
|
|
$var wire 1 f> not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_35 $end
|
|
$var wire 1 \# in [0] $end
|
|
$var wire 1 6$ in [1] $end
|
|
$var wire 1 C% sram [0] $end
|
|
$var wire 1 D% sram [1] $end
|
|
$var wire 1 %( sram_inv [0] $end
|
|
$var wire 1 &( sram_inv [1] $end
|
|
$var wire 1 l$ out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
$var wire 1 g> mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 h> mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 i> SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 j> SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 k> SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 l> BUF_net_149 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 \# in [0] $end
|
|
$var wire 1 6$ in [1] $end
|
|
$var wire 1 C% mem [0] $end
|
|
$var wire 1 i> mem_inv [0] $end
|
|
$var wire 1 g> out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 g> X $end
|
|
$var wire 1 6$ A0 $end
|
|
$var wire 1 \# A1 $end
|
|
$var wire 1 C% S $end
|
|
$var supply1 1 m> VPWR $end
|
|
$var supply0 1 n> VGND $end
|
|
$var supply1 1 o> VPB $end
|
|
$var supply0 1 p> VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 g> X $end
|
|
$var wire 1 6$ A0 $end
|
|
$var wire 1 \# A1 $end
|
|
$var wire 1 C% S $end
|
|
$var wire 1 q> mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 g> in [0] $end
|
|
$var wire 1 j> in [1] $end
|
|
$var wire 1 D% mem [0] $end
|
|
$var wire 1 k> mem_inv [0] $end
|
|
$var wire 1 h> out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 h> X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 g> A1 $end
|
|
$var wire 1 D% S $end
|
|
$var supply1 1 r> VPWR $end
|
|
$var supply0 1 s> VGND $end
|
|
$var supply1 1 t> VPB $end
|
|
$var supply0 1 u> VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 h> X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 g> A1 $end
|
|
$var wire 1 D% S $end
|
|
$var wire 1 v> mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_148 $end
|
|
$var wire 1 l$ Y $end
|
|
$var wire 1 l> A $end
|
|
$var supply1 1 w> VPWR $end
|
|
$var supply0 1 x> VGND $end
|
|
$var supply1 1 y> VPB $end
|
|
$var supply0 1 z> VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 l$ Y $end
|
|
$var wire 1 l> A $end
|
|
$var wire 1 {> not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_149 $end
|
|
$var wire 1 l> Y $end
|
|
$var wire 1 h> A $end
|
|
$var supply1 1 |> VPWR $end
|
|
$var supply0 1 }> VGND $end
|
|
$var supply1 1 ~> VPB $end
|
|
$var supply0 1 !? VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 l> Y $end
|
|
$var wire 1 h> A $end
|
|
$var wire 1 "? not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_37 $end
|
|
$var wire 1 ]# in [0] $end
|
|
$var wire 1 7$ in [1] $end
|
|
$var wire 1 E% sram [0] $end
|
|
$var wire 1 F% sram [1] $end
|
|
$var wire 1 '( sram_inv [0] $end
|
|
$var wire 1 (( sram_inv [1] $end
|
|
$var wire 1 m$ out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
$var wire 1 #? mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 $? mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 %? SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 &? SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 '? SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 (? BUF_net_151 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 ]# in [0] $end
|
|
$var wire 1 7$ in [1] $end
|
|
$var wire 1 E% mem [0] $end
|
|
$var wire 1 %? mem_inv [0] $end
|
|
$var wire 1 #? out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 #? X $end
|
|
$var wire 1 7$ A0 $end
|
|
$var wire 1 ]# A1 $end
|
|
$var wire 1 E% S $end
|
|
$var supply1 1 )? VPWR $end
|
|
$var supply0 1 *? VGND $end
|
|
$var supply1 1 +? VPB $end
|
|
$var supply0 1 ,? VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 #? X $end
|
|
$var wire 1 7$ A0 $end
|
|
$var wire 1 ]# A1 $end
|
|
$var wire 1 E% S $end
|
|
$var wire 1 -? mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 #? in [0] $end
|
|
$var wire 1 &? in [1] $end
|
|
$var wire 1 F% mem [0] $end
|
|
$var wire 1 '? mem_inv [0] $end
|
|
$var wire 1 $? out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 $? X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 #? A1 $end
|
|
$var wire 1 F% S $end
|
|
$var supply1 1 .? VPWR $end
|
|
$var supply0 1 /? VGND $end
|
|
$var supply1 1 0? VPB $end
|
|
$var supply0 1 1? VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 $? X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 #? A1 $end
|
|
$var wire 1 F% S $end
|
|
$var wire 1 2? mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_150 $end
|
|
$var wire 1 m$ Y $end
|
|
$var wire 1 (? A $end
|
|
$var supply1 1 3? VPWR $end
|
|
$var supply0 1 4? VGND $end
|
|
$var supply1 1 5? VPB $end
|
|
$var supply0 1 6? VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 m$ Y $end
|
|
$var wire 1 (? A $end
|
|
$var wire 1 7? not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_151 $end
|
|
$var wire 1 (? Y $end
|
|
$var wire 1 $? A $end
|
|
$var supply1 1 8? VPWR $end
|
|
$var supply0 1 9? VGND $end
|
|
$var supply1 1 :? VPB $end
|
|
$var supply0 1 ;? VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 (? Y $end
|
|
$var wire 1 $? A $end
|
|
$var wire 1 <? not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_39 $end
|
|
$var wire 1 ^# in [0] $end
|
|
$var wire 1 8$ in [1] $end
|
|
$var wire 1 G% sram [0] $end
|
|
$var wire 1 H% sram [1] $end
|
|
$var wire 1 )( sram_inv [0] $end
|
|
$var wire 1 *( sram_inv [1] $end
|
|
$var wire 1 n$ out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
$var wire 1 =? mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 >? mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 ?? SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 @? SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 A? SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 B? BUF_net_153 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 ^# in [0] $end
|
|
$var wire 1 8$ in [1] $end
|
|
$var wire 1 G% mem [0] $end
|
|
$var wire 1 ?? mem_inv [0] $end
|
|
$var wire 1 =? out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 =? X $end
|
|
$var wire 1 8$ A0 $end
|
|
$var wire 1 ^# A1 $end
|
|
$var wire 1 G% S $end
|
|
$var supply1 1 C? VPWR $end
|
|
$var supply0 1 D? VGND $end
|
|
$var supply1 1 E? VPB $end
|
|
$var supply0 1 F? VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 =? X $end
|
|
$var wire 1 8$ A0 $end
|
|
$var wire 1 ^# A1 $end
|
|
$var wire 1 G% S $end
|
|
$var wire 1 G? mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 =? in [0] $end
|
|
$var wire 1 @? in [1] $end
|
|
$var wire 1 H% mem [0] $end
|
|
$var wire 1 A? mem_inv [0] $end
|
|
$var wire 1 >? out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 >? X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 =? A1 $end
|
|
$var wire 1 H% S $end
|
|
$var supply1 1 H? VPWR $end
|
|
$var supply0 1 I? VGND $end
|
|
$var supply1 1 J? VPB $end
|
|
$var supply0 1 K? VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 >? X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 =? A1 $end
|
|
$var wire 1 H% S $end
|
|
$var wire 1 L? mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_152 $end
|
|
$var wire 1 n$ Y $end
|
|
$var wire 1 B? A $end
|
|
$var supply1 1 M? VPWR $end
|
|
$var supply0 1 N? VGND $end
|
|
$var supply1 1 O? VPB $end
|
|
$var supply0 1 P? VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 n$ Y $end
|
|
$var wire 1 B? A $end
|
|
$var wire 1 Q? not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_153 $end
|
|
$var wire 1 B? Y $end
|
|
$var wire 1 >? A $end
|
|
$var supply1 1 R? VPWR $end
|
|
$var supply0 1 S? VGND $end
|
|
$var supply1 1 T? VPB $end
|
|
$var supply0 1 U? VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 B? Y $end
|
|
$var wire 1 >? A $end
|
|
$var wire 1 V? not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_41 $end
|
|
$var wire 1 _# in [0] $end
|
|
$var wire 1 9$ in [1] $end
|
|
$var wire 1 I% sram [0] $end
|
|
$var wire 1 J% sram [1] $end
|
|
$var wire 1 +( sram_inv [0] $end
|
|
$var wire 1 ,( sram_inv [1] $end
|
|
$var wire 1 o$ out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
$var wire 1 W? mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 X? mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 Y? SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 Z? SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 [? SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 \? BUF_net_155 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 _# in [0] $end
|
|
$var wire 1 9$ in [1] $end
|
|
$var wire 1 I% mem [0] $end
|
|
$var wire 1 Y? mem_inv [0] $end
|
|
$var wire 1 W? out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 W? X $end
|
|
$var wire 1 9$ A0 $end
|
|
$var wire 1 _# A1 $end
|
|
$var wire 1 I% S $end
|
|
$var supply1 1 ]? VPWR $end
|
|
$var supply0 1 ^? VGND $end
|
|
$var supply1 1 _? VPB $end
|
|
$var supply0 1 `? VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 W? X $end
|
|
$var wire 1 9$ A0 $end
|
|
$var wire 1 _# A1 $end
|
|
$var wire 1 I% S $end
|
|
$var wire 1 a? mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 W? in [0] $end
|
|
$var wire 1 Z? in [1] $end
|
|
$var wire 1 J% mem [0] $end
|
|
$var wire 1 [? mem_inv [0] $end
|
|
$var wire 1 X? out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 X? X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 W? A1 $end
|
|
$var wire 1 J% S $end
|
|
$var supply1 1 b? VPWR $end
|
|
$var supply0 1 c? VGND $end
|
|
$var supply1 1 d? VPB $end
|
|
$var supply0 1 e? VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 X? X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 W? A1 $end
|
|
$var wire 1 J% S $end
|
|
$var wire 1 f? mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_154 $end
|
|
$var wire 1 o$ Y $end
|
|
$var wire 1 \? A $end
|
|
$var supply1 1 g? VPWR $end
|
|
$var supply0 1 h? VGND $end
|
|
$var supply1 1 i? VPB $end
|
|
$var supply0 1 j? VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 o$ Y $end
|
|
$var wire 1 \? A $end
|
|
$var wire 1 k? not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_155 $end
|
|
$var wire 1 \? Y $end
|
|
$var wire 1 X? A $end
|
|
$var supply1 1 l? VPWR $end
|
|
$var supply0 1 m? VGND $end
|
|
$var supply1 1 n? VPB $end
|
|
$var supply0 1 o? VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 \? Y $end
|
|
$var wire 1 X? A $end
|
|
$var wire 1 p? not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_43 $end
|
|
$var wire 1 `# in [0] $end
|
|
$var wire 1 :$ in [1] $end
|
|
$var wire 1 K% sram [0] $end
|
|
$var wire 1 L% sram [1] $end
|
|
$var wire 1 -( sram_inv [0] $end
|
|
$var wire 1 .( sram_inv [1] $end
|
|
$var wire 1 p$ out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
$var wire 1 q? mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 r? mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 s? SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 t? SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 u? SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 v? BUF_net_157 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 `# in [0] $end
|
|
$var wire 1 :$ in [1] $end
|
|
$var wire 1 K% mem [0] $end
|
|
$var wire 1 s? mem_inv [0] $end
|
|
$var wire 1 q? out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 q? X $end
|
|
$var wire 1 :$ A0 $end
|
|
$var wire 1 `# A1 $end
|
|
$var wire 1 K% S $end
|
|
$var supply1 1 w? VPWR $end
|
|
$var supply0 1 x? VGND $end
|
|
$var supply1 1 y? VPB $end
|
|
$var supply0 1 z? VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 q? X $end
|
|
$var wire 1 :$ A0 $end
|
|
$var wire 1 `# A1 $end
|
|
$var wire 1 K% S $end
|
|
$var wire 1 {? mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 q? in [0] $end
|
|
$var wire 1 t? in [1] $end
|
|
$var wire 1 L% mem [0] $end
|
|
$var wire 1 u? mem_inv [0] $end
|
|
$var wire 1 r? out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 r? X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 q? A1 $end
|
|
$var wire 1 L% S $end
|
|
$var supply1 1 |? VPWR $end
|
|
$var supply0 1 }? VGND $end
|
|
$var supply1 1 ~? VPB $end
|
|
$var supply0 1 !@ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 r? X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 q? A1 $end
|
|
$var wire 1 L% S $end
|
|
$var wire 1 "@ mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_156 $end
|
|
$var wire 1 p$ Y $end
|
|
$var wire 1 v? A $end
|
|
$var supply1 1 #@ VPWR $end
|
|
$var supply0 1 $@ VGND $end
|
|
$var supply1 1 %@ VPB $end
|
|
$var supply0 1 &@ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 p$ Y $end
|
|
$var wire 1 v? A $end
|
|
$var wire 1 '@ not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_157 $end
|
|
$var wire 1 v? Y $end
|
|
$var wire 1 r? A $end
|
|
$var supply1 1 (@ VPWR $end
|
|
$var supply0 1 )@ VGND $end
|
|
$var supply1 1 *@ VPB $end
|
|
$var supply0 1 +@ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 v? Y $end
|
|
$var wire 1 r? A $end
|
|
$var wire 1 ,@ not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_45 $end
|
|
$var wire 1 a# in [0] $end
|
|
$var wire 1 3$ in [1] $end
|
|
$var wire 1 O% sram [0] $end
|
|
$var wire 1 P% sram [1] $end
|
|
$var wire 1 /( sram_inv [0] $end
|
|
$var wire 1 0( sram_inv [1] $end
|
|
$var wire 1 q$ out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
$var wire 1 -@ mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 .@ mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 /@ SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 0@ SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 1@ SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 2@ BUF_net_159 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 a# in [0] $end
|
|
$var wire 1 3$ in [1] $end
|
|
$var wire 1 O% mem [0] $end
|
|
$var wire 1 /@ mem_inv [0] $end
|
|
$var wire 1 -@ out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 -@ X $end
|
|
$var wire 1 3$ A0 $end
|
|
$var wire 1 a# A1 $end
|
|
$var wire 1 O% S $end
|
|
$var supply1 1 3@ VPWR $end
|
|
$var supply0 1 4@ VGND $end
|
|
$var supply1 1 5@ VPB $end
|
|
$var supply0 1 6@ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 -@ X $end
|
|
$var wire 1 3$ A0 $end
|
|
$var wire 1 a# A1 $end
|
|
$var wire 1 O% S $end
|
|
$var wire 1 7@ mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 -@ in [0] $end
|
|
$var wire 1 0@ in [1] $end
|
|
$var wire 1 P% mem [0] $end
|
|
$var wire 1 1@ mem_inv [0] $end
|
|
$var wire 1 .@ out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 .@ X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 -@ A1 $end
|
|
$var wire 1 P% S $end
|
|
$var supply1 1 8@ VPWR $end
|
|
$var supply0 1 9@ VGND $end
|
|
$var supply1 1 :@ VPB $end
|
|
$var supply0 1 ;@ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 .@ X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 -@ A1 $end
|
|
$var wire 1 P% S $end
|
|
$var wire 1 <@ mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_158 $end
|
|
$var wire 1 q$ Y $end
|
|
$var wire 1 2@ A $end
|
|
$var supply1 1 =@ VPWR $end
|
|
$var supply0 1 >@ VGND $end
|
|
$var supply1 1 ?@ VPB $end
|
|
$var supply0 1 @@ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 q$ Y $end
|
|
$var wire 1 2@ A $end
|
|
$var wire 1 A@ not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_159 $end
|
|
$var wire 1 2@ Y $end
|
|
$var wire 1 .@ A $end
|
|
$var supply1 1 B@ VPWR $end
|
|
$var supply0 1 C@ VGND $end
|
|
$var supply1 1 D@ VPB $end
|
|
$var supply0 1 E@ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 2@ Y $end
|
|
$var wire 1 .@ A $end
|
|
$var wire 1 F@ not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_47 $end
|
|
$var wire 1 b# in [0] $end
|
|
$var wire 1 4$ in [1] $end
|
|
$var wire 1 Q% sram [0] $end
|
|
$var wire 1 R% sram [1] $end
|
|
$var wire 1 1( sram_inv [0] $end
|
|
$var wire 1 2( sram_inv [1] $end
|
|
$var wire 1 r$ out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
$var wire 1 G@ mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 H@ mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 I@ SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 J@ SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 K@ SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 L@ BUF_net_161 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 b# in [0] $end
|
|
$var wire 1 4$ in [1] $end
|
|
$var wire 1 Q% mem [0] $end
|
|
$var wire 1 I@ mem_inv [0] $end
|
|
$var wire 1 G@ out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 G@ X $end
|
|
$var wire 1 4$ A0 $end
|
|
$var wire 1 b# A1 $end
|
|
$var wire 1 Q% S $end
|
|
$var supply1 1 M@ VPWR $end
|
|
$var supply0 1 N@ VGND $end
|
|
$var supply1 1 O@ VPB $end
|
|
$var supply0 1 P@ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 G@ X $end
|
|
$var wire 1 4$ A0 $end
|
|
$var wire 1 b# A1 $end
|
|
$var wire 1 Q% S $end
|
|
$var wire 1 Q@ mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 G@ in [0] $end
|
|
$var wire 1 J@ in [1] $end
|
|
$var wire 1 R% mem [0] $end
|
|
$var wire 1 K@ mem_inv [0] $end
|
|
$var wire 1 H@ out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 H@ X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 G@ A1 $end
|
|
$var wire 1 R% S $end
|
|
$var supply1 1 R@ VPWR $end
|
|
$var supply0 1 S@ VGND $end
|
|
$var supply1 1 T@ VPB $end
|
|
$var supply0 1 U@ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 H@ X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 G@ A1 $end
|
|
$var wire 1 R% S $end
|
|
$var wire 1 V@ mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_160 $end
|
|
$var wire 1 r$ Y $end
|
|
$var wire 1 L@ A $end
|
|
$var supply1 1 W@ VPWR $end
|
|
$var supply0 1 X@ VGND $end
|
|
$var supply1 1 Y@ VPB $end
|
|
$var supply0 1 Z@ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 r$ Y $end
|
|
$var wire 1 L@ A $end
|
|
$var wire 1 [@ not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_161 $end
|
|
$var wire 1 L@ Y $end
|
|
$var wire 1 H@ A $end
|
|
$var supply1 1 \@ VPWR $end
|
|
$var supply0 1 ]@ VGND $end
|
|
$var supply1 1 ^@ VPB $end
|
|
$var supply0 1 _@ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 L@ Y $end
|
|
$var wire 1 H@ A $end
|
|
$var wire 1 `@ not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_49 $end
|
|
$var wire 1 c# in [0] $end
|
|
$var wire 1 5$ in [1] $end
|
|
$var wire 1 S% sram [0] $end
|
|
$var wire 1 T% sram [1] $end
|
|
$var wire 1 3( sram_inv [0] $end
|
|
$var wire 1 4( sram_inv [1] $end
|
|
$var wire 1 s$ out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
$var wire 1 a@ mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 b@ mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 c@ SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 d@ SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 e@ SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 f@ BUF_net_163 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 c# in [0] $end
|
|
$var wire 1 5$ in [1] $end
|
|
$var wire 1 S% mem [0] $end
|
|
$var wire 1 c@ mem_inv [0] $end
|
|
$var wire 1 a@ out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 a@ X $end
|
|
$var wire 1 5$ A0 $end
|
|
$var wire 1 c# A1 $end
|
|
$var wire 1 S% S $end
|
|
$var supply1 1 g@ VPWR $end
|
|
$var supply0 1 h@ VGND $end
|
|
$var supply1 1 i@ VPB $end
|
|
$var supply0 1 j@ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 a@ X $end
|
|
$var wire 1 5$ A0 $end
|
|
$var wire 1 c# A1 $end
|
|
$var wire 1 S% S $end
|
|
$var wire 1 k@ mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 a@ in [0] $end
|
|
$var wire 1 d@ in [1] $end
|
|
$var wire 1 T% mem [0] $end
|
|
$var wire 1 e@ mem_inv [0] $end
|
|
$var wire 1 b@ out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 b@ X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 a@ A1 $end
|
|
$var wire 1 T% S $end
|
|
$var supply1 1 l@ VPWR $end
|
|
$var supply0 1 m@ VGND $end
|
|
$var supply1 1 n@ VPB $end
|
|
$var supply0 1 o@ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 b@ X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 a@ A1 $end
|
|
$var wire 1 T% S $end
|
|
$var wire 1 p@ mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_162 $end
|
|
$var wire 1 s$ Y $end
|
|
$var wire 1 f@ A $end
|
|
$var supply1 1 q@ VPWR $end
|
|
$var supply0 1 r@ VGND $end
|
|
$var supply1 1 s@ VPB $end
|
|
$var supply0 1 t@ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 s$ Y $end
|
|
$var wire 1 f@ A $end
|
|
$var wire 1 u@ not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_163 $end
|
|
$var wire 1 f@ Y $end
|
|
$var wire 1 b@ A $end
|
|
$var supply1 1 v@ VPWR $end
|
|
$var supply0 1 w@ VGND $end
|
|
$var supply1 1 x@ VPB $end
|
|
$var supply0 1 y@ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 f@ Y $end
|
|
$var wire 1 b@ A $end
|
|
$var wire 1 z@ not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_51 $end
|
|
$var wire 1 d# in [0] $end
|
|
$var wire 1 6$ in [1] $end
|
|
$var wire 1 U% sram [0] $end
|
|
$var wire 1 V% sram [1] $end
|
|
$var wire 1 5( sram_inv [0] $end
|
|
$var wire 1 6( sram_inv [1] $end
|
|
$var wire 1 t$ out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
$var wire 1 {@ mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 |@ mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 }@ SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 ~@ SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 !A SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 "A BUF_net_165 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 d# in [0] $end
|
|
$var wire 1 6$ in [1] $end
|
|
$var wire 1 U% mem [0] $end
|
|
$var wire 1 }@ mem_inv [0] $end
|
|
$var wire 1 {@ out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 {@ X $end
|
|
$var wire 1 6$ A0 $end
|
|
$var wire 1 d# A1 $end
|
|
$var wire 1 U% S $end
|
|
$var supply1 1 #A VPWR $end
|
|
$var supply0 1 $A VGND $end
|
|
$var supply1 1 %A VPB $end
|
|
$var supply0 1 &A VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 {@ X $end
|
|
$var wire 1 6$ A0 $end
|
|
$var wire 1 d# A1 $end
|
|
$var wire 1 U% S $end
|
|
$var wire 1 'A mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 {@ in [0] $end
|
|
$var wire 1 ~@ in [1] $end
|
|
$var wire 1 V% mem [0] $end
|
|
$var wire 1 !A mem_inv [0] $end
|
|
$var wire 1 |@ out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 |@ X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 {@ A1 $end
|
|
$var wire 1 V% S $end
|
|
$var supply1 1 (A VPWR $end
|
|
$var supply0 1 )A VGND $end
|
|
$var supply1 1 *A VPB $end
|
|
$var supply0 1 +A VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 |@ X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 {@ A1 $end
|
|
$var wire 1 V% S $end
|
|
$var wire 1 ,A mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_164 $end
|
|
$var wire 1 t$ Y $end
|
|
$var wire 1 "A A $end
|
|
$var supply1 1 -A VPWR $end
|
|
$var supply0 1 .A VGND $end
|
|
$var supply1 1 /A VPB $end
|
|
$var supply0 1 0A VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 t$ Y $end
|
|
$var wire 1 "A A $end
|
|
$var wire 1 1A not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_165 $end
|
|
$var wire 1 "A Y $end
|
|
$var wire 1 |@ A $end
|
|
$var supply1 1 2A VPWR $end
|
|
$var supply0 1 3A VGND $end
|
|
$var supply1 1 4A VPB $end
|
|
$var supply0 1 5A VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 "A Y $end
|
|
$var wire 1 |@ A $end
|
|
$var wire 1 6A not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_55 $end
|
|
$var wire 1 f# in [0] $end
|
|
$var wire 1 8$ in [1] $end
|
|
$var wire 1 W% sram [0] $end
|
|
$var wire 1 X% sram [1] $end
|
|
$var wire 1 7( sram_inv [0] $end
|
|
$var wire 1 8( sram_inv [1] $end
|
|
$var wire 1 v$ out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
$var wire 1 7A mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 8A mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 9A SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 :A SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 ;A SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 <A BUF_net_167 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 f# in [0] $end
|
|
$var wire 1 8$ in [1] $end
|
|
$var wire 1 W% mem [0] $end
|
|
$var wire 1 9A mem_inv [0] $end
|
|
$var wire 1 7A out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 7A X $end
|
|
$var wire 1 8$ A0 $end
|
|
$var wire 1 f# A1 $end
|
|
$var wire 1 W% S $end
|
|
$var supply1 1 =A VPWR $end
|
|
$var supply0 1 >A VGND $end
|
|
$var supply1 1 ?A VPB $end
|
|
$var supply0 1 @A VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 7A X $end
|
|
$var wire 1 8$ A0 $end
|
|
$var wire 1 f# A1 $end
|
|
$var wire 1 W% S $end
|
|
$var wire 1 AA mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 7A in [0] $end
|
|
$var wire 1 :A in [1] $end
|
|
$var wire 1 X% mem [0] $end
|
|
$var wire 1 ;A mem_inv [0] $end
|
|
$var wire 1 8A out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 8A X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 7A A1 $end
|
|
$var wire 1 X% S $end
|
|
$var supply1 1 BA VPWR $end
|
|
$var supply0 1 CA VGND $end
|
|
$var supply1 1 DA VPB $end
|
|
$var supply0 1 EA VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 8A X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 7A A1 $end
|
|
$var wire 1 X% S $end
|
|
$var wire 1 FA mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_166 $end
|
|
$var wire 1 v$ Y $end
|
|
$var wire 1 <A A $end
|
|
$var supply1 1 GA VPWR $end
|
|
$var supply0 1 HA VGND $end
|
|
$var supply1 1 IA VPB $end
|
|
$var supply0 1 JA VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 v$ Y $end
|
|
$var wire 1 <A A $end
|
|
$var wire 1 KA not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_167 $end
|
|
$var wire 1 <A Y $end
|
|
$var wire 1 8A A $end
|
|
$var supply1 1 LA VPWR $end
|
|
$var supply0 1 MA VGND $end
|
|
$var supply1 1 NA VPB $end
|
|
$var supply0 1 OA VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 <A Y $end
|
|
$var wire 1 8A A $end
|
|
$var wire 1 PA not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_57 $end
|
|
$var wire 1 g# in [0] $end
|
|
$var wire 1 9$ in [1] $end
|
|
$var wire 1 Y% sram [0] $end
|
|
$var wire 1 Z% sram [1] $end
|
|
$var wire 1 9( sram_inv [0] $end
|
|
$var wire 1 :( sram_inv [1] $end
|
|
$var wire 1 w$ out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
$var wire 1 QA mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 RA mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 SA SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 TA SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 UA SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 VA BUF_net_169 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 g# in [0] $end
|
|
$var wire 1 9$ in [1] $end
|
|
$var wire 1 Y% mem [0] $end
|
|
$var wire 1 SA mem_inv [0] $end
|
|
$var wire 1 QA out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 QA X $end
|
|
$var wire 1 9$ A0 $end
|
|
$var wire 1 g# A1 $end
|
|
$var wire 1 Y% S $end
|
|
$var supply1 1 WA VPWR $end
|
|
$var supply0 1 XA VGND $end
|
|
$var supply1 1 YA VPB $end
|
|
$var supply0 1 ZA VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 QA X $end
|
|
$var wire 1 9$ A0 $end
|
|
$var wire 1 g# A1 $end
|
|
$var wire 1 Y% S $end
|
|
$var wire 1 [A mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 QA in [0] $end
|
|
$var wire 1 TA in [1] $end
|
|
$var wire 1 Z% mem [0] $end
|
|
$var wire 1 UA mem_inv [0] $end
|
|
$var wire 1 RA out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 RA X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 QA A1 $end
|
|
$var wire 1 Z% S $end
|
|
$var supply1 1 \A VPWR $end
|
|
$var supply0 1 ]A VGND $end
|
|
$var supply1 1 ^A VPB $end
|
|
$var supply0 1 _A VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 RA X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 QA A1 $end
|
|
$var wire 1 Z% S $end
|
|
$var wire 1 `A mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_168 $end
|
|
$var wire 1 w$ Y $end
|
|
$var wire 1 VA A $end
|
|
$var supply1 1 aA VPWR $end
|
|
$var supply0 1 bA VGND $end
|
|
$var supply1 1 cA VPB $end
|
|
$var supply0 1 dA VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 w$ Y $end
|
|
$var wire 1 VA A $end
|
|
$var wire 1 eA not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_169 $end
|
|
$var wire 1 VA Y $end
|
|
$var wire 1 RA A $end
|
|
$var supply1 1 fA VPWR $end
|
|
$var supply0 1 gA VGND $end
|
|
$var supply1 1 hA VPB $end
|
|
$var supply0 1 iA VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 VA Y $end
|
|
$var wire 1 RA A $end
|
|
$var wire 1 jA not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_59 $end
|
|
$var wire 1 h# in [0] $end
|
|
$var wire 1 :$ in [1] $end
|
|
$var wire 1 [% sram [0] $end
|
|
$var wire 1 \% sram [1] $end
|
|
$var wire 1 ;( sram_inv [0] $end
|
|
$var wire 1 <( sram_inv [1] $end
|
|
$var wire 1 x$ out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
$var wire 1 kA mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 lA mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 mA SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 nA SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 oA SYNOPSYS_UNCONNECTED_3 $end
|
|
|
|
$scope module sky130_fd_sc_hd__buf_4_0_ $end
|
|
$var wire 1 x$ X $end
|
|
$var wire 1 lA A $end
|
|
$var supply1 1 pA VPWR $end
|
|
$var supply0 1 qA VGND $end
|
|
$var supply1 1 rA VPB $end
|
|
$var supply0 1 sA VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 x$ X $end
|
|
$var wire 1 lA A $end
|
|
$var wire 1 tA buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 h# in [0] $end
|
|
$var wire 1 :$ in [1] $end
|
|
$var wire 1 [% mem [0] $end
|
|
$var wire 1 mA mem_inv [0] $end
|
|
$var wire 1 kA out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 kA X $end
|
|
$var wire 1 :$ A0 $end
|
|
$var wire 1 h# A1 $end
|
|
$var wire 1 [% S $end
|
|
$var supply1 1 uA VPWR $end
|
|
$var supply0 1 vA VGND $end
|
|
$var supply1 1 wA VPB $end
|
|
$var supply0 1 xA VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 kA X $end
|
|
$var wire 1 :$ A0 $end
|
|
$var wire 1 h# A1 $end
|
|
$var wire 1 [% S $end
|
|
$var wire 1 yA mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 kA in [0] $end
|
|
$var wire 1 nA in [1] $end
|
|
$var wire 1 \% mem [0] $end
|
|
$var wire 1 oA mem_inv [0] $end
|
|
$var wire 1 lA out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 lA X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 kA A1 $end
|
|
$var wire 1 \% S $end
|
|
$var supply1 1 zA VPWR $end
|
|
$var supply0 1 {A VGND $end
|
|
$var supply1 1 |A VPB $end
|
|
$var supply0 1 }A VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 lA X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 kA A1 $end
|
|
$var wire 1 \% S $end
|
|
$var wire 1 ~A mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_13 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 t& ccff_head [0] $end
|
|
$var wire 1 k% ccff_tail [0] $end
|
|
$var wire 1 !% mem_out [0] $end
|
|
$var wire 1 "% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 !% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 t& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 !B VPWR $end
|
|
$var supply0 1 "B VGND $end
|
|
$var supply1 1 #B VPB $end
|
|
$var supply0 1 $B VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 !% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 t& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 %B buf_Q $end
|
|
$var wire 1 &B RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 "% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 !% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 'B VPWR $end
|
|
$var supply0 1 (B VGND $end
|
|
$var supply1 1 )B VPB $end
|
|
$var supply0 1 *B VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 "% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 !% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 +B buf_Q $end
|
|
$var wire 1 ,B RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_37__36 $end
|
|
$var wire 1 k% X $end
|
|
$var wire 1 "% A $end
|
|
$var supply1 1 -B VPWR $end
|
|
$var supply0 1 .B VGND $end
|
|
$var supply1 1 /B VPB $end
|
|
$var supply0 1 0B VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 k% X $end
|
|
$var wire 1 "% A $end
|
|
$var wire 1 1B buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_15 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 k% ccff_head [0] $end
|
|
$var wire 1 v% ccff_tail [0] $end
|
|
$var wire 1 7% mem_out [0] $end
|
|
$var wire 1 8% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 7% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 k% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 2B VPWR $end
|
|
$var supply0 1 3B VGND $end
|
|
$var supply1 1 4B VPB $end
|
|
$var supply0 1 5B VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 7% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 k% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 6B buf_Q $end
|
|
$var wire 1 7B RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 8% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 7% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 8B VPWR $end
|
|
$var supply0 1 9B VGND $end
|
|
$var supply1 1 :B VPB $end
|
|
$var supply0 1 ;B VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 8% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 7% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 <B buf_Q $end
|
|
$var wire 1 =B RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_38__37 $end
|
|
$var wire 1 v% X $end
|
|
$var wire 1 8% A $end
|
|
$var supply1 1 >B VPWR $end
|
|
$var supply0 1 ?B VGND $end
|
|
$var supply1 1 @B VPB $end
|
|
$var supply0 1 AB VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 v% X $end
|
|
$var wire 1 8% A $end
|
|
$var wire 1 BB buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_17 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 v% ccff_head [0] $end
|
|
$var wire 1 #& ccff_tail [0] $end
|
|
$var wire 1 M% mem_out [0] $end
|
|
$var wire 1 N% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 M% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 v% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 CB VPWR $end
|
|
$var supply0 1 DB VGND $end
|
|
$var supply1 1 EB VPB $end
|
|
$var supply0 1 FB VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 M% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 v% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 GB buf_Q $end
|
|
$var wire 1 HB RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 N% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 M% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 IB VPWR $end
|
|
$var supply0 1 JB VGND $end
|
|
$var supply1 1 KB VPB $end
|
|
$var supply0 1 LB VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 N% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 M% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 MB buf_Q $end
|
|
$var wire 1 NB RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_39__38 $end
|
|
$var wire 1 #& X $end
|
|
$var wire 1 N% A $end
|
|
$var supply1 1 OB VPWR $end
|
|
$var supply0 1 PB VGND $end
|
|
$var supply1 1 QB VPB $end
|
|
$var supply0 1 RB VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 #& X $end
|
|
$var wire 1 N% A $end
|
|
$var wire 1 SB buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_19 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 #& ccff_head [0] $end
|
|
$var wire 1 *& ccff_tail [0] $end
|
|
$var wire 1 ]% mem_out [0] $end
|
|
$var wire 1 ^% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 ]% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 #& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 TB VPWR $end
|
|
$var supply0 1 UB VGND $end
|
|
$var supply1 1 VB VPB $end
|
|
$var supply0 1 WB VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ]% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 #& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 XB buf_Q $end
|
|
$var wire 1 YB RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 ^% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 ]% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 ZB VPWR $end
|
|
$var supply0 1 [B VGND $end
|
|
$var supply1 1 \B VPB $end
|
|
$var supply0 1 ]B VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ^% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 ]% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 ^B buf_Q $end
|
|
$var wire 1 _B RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_40__39 $end
|
|
$var wire 1 *& X $end
|
|
$var wire 1 ^% A $end
|
|
$var supply1 1 `B VPWR $end
|
|
$var supply0 1 aB VGND $end
|
|
$var supply1 1 bB VPB $end
|
|
$var supply0 1 cB VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 *& X $end
|
|
$var wire 1 ^% A $end
|
|
$var wire 1 dB buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_21 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 *& ccff_head [0] $end
|
|
$var wire 1 +& ccff_tail [0] $end
|
|
$var wire 1 _% mem_out [0] $end
|
|
$var wire 1 `% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 _% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 *& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 eB VPWR $end
|
|
$var supply0 1 fB VGND $end
|
|
$var supply1 1 gB VPB $end
|
|
$var supply0 1 hB VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 _% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 *& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 iB buf_Q $end
|
|
$var wire 1 jB RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 `% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 _% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 kB VPWR $end
|
|
$var supply0 1 lB VGND $end
|
|
$var supply1 1 mB VPB $end
|
|
$var supply0 1 nB VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 `% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 _% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 oB buf_Q $end
|
|
$var wire 1 pB RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_41__40 $end
|
|
$var wire 1 +& X $end
|
|
$var wire 1 `% A $end
|
|
$var supply1 1 qB VPWR $end
|
|
$var supply0 1 rB VGND $end
|
|
$var supply1 1 sB VPB $end
|
|
$var supply0 1 tB VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 +& X $end
|
|
$var wire 1 `% A $end
|
|
$var wire 1 uB buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_23 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 +& ccff_head [0] $end
|
|
$var wire 1 ,& ccff_tail [0] $end
|
|
$var wire 1 a% mem_out [0] $end
|
|
$var wire 1 b% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 a% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 +& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 vB VPWR $end
|
|
$var supply0 1 wB VGND $end
|
|
$var supply1 1 xB VPB $end
|
|
$var supply0 1 yB VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 a% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 +& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 zB buf_Q $end
|
|
$var wire 1 {B RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 b% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 a% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 |B VPWR $end
|
|
$var supply0 1 }B VGND $end
|
|
$var supply1 1 ~B VPB $end
|
|
$var supply0 1 !C VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 b% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 a% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 "C buf_Q $end
|
|
$var wire 1 #C RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_42__41 $end
|
|
$var wire 1 ,& X $end
|
|
$var wire 1 b% A $end
|
|
$var supply1 1 $C VPWR $end
|
|
$var supply0 1 %C VGND $end
|
|
$var supply1 1 &C VPB $end
|
|
$var supply0 1 'C VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ,& X $end
|
|
$var wire 1 b% A $end
|
|
$var wire 1 (C buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_25 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 ,& ccff_head [0] $end
|
|
$var wire 1 -& ccff_tail [0] $end
|
|
$var wire 1 c% mem_out [0] $end
|
|
$var wire 1 d% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 c% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 ,& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 )C VPWR $end
|
|
$var supply0 1 *C VGND $end
|
|
$var supply1 1 +C VPB $end
|
|
$var supply0 1 ,C VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 c% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 ,& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 -C buf_Q $end
|
|
$var wire 1 .C RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 d% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 c% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 /C VPWR $end
|
|
$var supply0 1 0C VGND $end
|
|
$var supply1 1 1C VPB $end
|
|
$var supply0 1 2C VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 d% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 c% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 3C buf_Q $end
|
|
$var wire 1 4C RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_43__42 $end
|
|
$var wire 1 -& X $end
|
|
$var wire 1 d% A $end
|
|
$var supply1 1 5C VPWR $end
|
|
$var supply0 1 6C VGND $end
|
|
$var supply1 1 7C VPB $end
|
|
$var supply0 1 8C VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 -& X $end
|
|
$var wire 1 d% A $end
|
|
$var wire 1 9C buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_27 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 -& ccff_head [0] $end
|
|
$var wire 1 .& ccff_tail [0] $end
|
|
$var wire 1 e% mem_out [0] $end
|
|
$var wire 1 f% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 e% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 -& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 :C VPWR $end
|
|
$var supply0 1 ;C VGND $end
|
|
$var supply1 1 <C VPB $end
|
|
$var supply0 1 =C VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 e% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 -& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 >C buf_Q $end
|
|
$var wire 1 ?C RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 f% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 e% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 @C VPWR $end
|
|
$var supply0 1 AC VGND $end
|
|
$var supply1 1 BC VPB $end
|
|
$var supply0 1 CC VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 f% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 e% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 DC buf_Q $end
|
|
$var wire 1 EC RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_44__43 $end
|
|
$var wire 1 .& X $end
|
|
$var wire 1 f% A $end
|
|
$var supply1 1 FC VPWR $end
|
|
$var supply0 1 GC VGND $end
|
|
$var supply1 1 HC VPB $end
|
|
$var supply0 1 IC VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 .& X $end
|
|
$var wire 1 f% A $end
|
|
$var wire 1 JC buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_39 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 9& ccff_head [0] $end
|
|
$var wire 1 /& ccff_tail [0] $end
|
|
$var wire 1 g% mem_out [0] $end
|
|
$var wire 1 h% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 g% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 9& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 KC VPWR $end
|
|
$var supply0 1 LC VGND $end
|
|
$var supply1 1 MC VPB $end
|
|
$var supply0 1 NC VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 g% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 9& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 OC buf_Q $end
|
|
$var wire 1 PC RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 h% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 g% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 QC VPWR $end
|
|
$var supply0 1 RC VGND $end
|
|
$var supply1 1 SC VPB $end
|
|
$var supply0 1 TC VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 h% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 g% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 UC buf_Q $end
|
|
$var wire 1 VC RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_45__44 $end
|
|
$var wire 1 /& X $end
|
|
$var wire 1 h% A $end
|
|
$var supply1 1 WC VPWR $end
|
|
$var supply0 1 XC VGND $end
|
|
$var supply1 1 YC VPB $end
|
|
$var supply0 1 ZC VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 /& X $end
|
|
$var wire 1 h% A $end
|
|
$var wire 1 [C buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_41 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 /& ccff_head [0] $end
|
|
$var wire 1 0& ccff_tail [0] $end
|
|
$var wire 1 i% mem_out [0] $end
|
|
$var wire 1 j% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 i% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 /& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 \C VPWR $end
|
|
$var supply0 1 ]C VGND $end
|
|
$var supply1 1 ^C VPB $end
|
|
$var supply0 1 _C VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 i% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 /& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 `C buf_Q $end
|
|
$var wire 1 aC RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 j% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 i% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 bC VPWR $end
|
|
$var supply0 1 cC VGND $end
|
|
$var supply1 1 dC VPB $end
|
|
$var supply0 1 eC VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 j% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 i% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 fC buf_Q $end
|
|
$var wire 1 gC RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_46__45 $end
|
|
$var wire 1 0& X $end
|
|
$var wire 1 j% A $end
|
|
$var supply1 1 hC VPWR $end
|
|
$var supply0 1 iC VGND $end
|
|
$var supply1 1 jC VPB $end
|
|
$var supply0 1 kC VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 0& X $end
|
|
$var wire 1 j% A $end
|
|
$var wire 1 lC buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_43 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 0& ccff_head [0] $end
|
|
$var wire 1 l% ccff_tail [0] $end
|
|
$var wire 1 #% mem_out [0] $end
|
|
$var wire 1 $% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 #% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 0& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 mC VPWR $end
|
|
$var supply0 1 nC VGND $end
|
|
$var supply1 1 oC VPB $end
|
|
$var supply0 1 pC VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 #% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 0& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 qC buf_Q $end
|
|
$var wire 1 rC RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 $% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 #% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 sC VPWR $end
|
|
$var supply0 1 tC VGND $end
|
|
$var supply1 1 uC VPB $end
|
|
$var supply0 1 vC VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 $% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 #% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 wC buf_Q $end
|
|
$var wire 1 xC RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_47__46 $end
|
|
$var wire 1 l% X $end
|
|
$var wire 1 $% A $end
|
|
$var supply1 1 yC VPWR $end
|
|
$var supply0 1 zC VGND $end
|
|
$var supply1 1 {C VPB $end
|
|
$var supply0 1 |C VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 l% X $end
|
|
$var wire 1 $% A $end
|
|
$var wire 1 }C buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_47 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 :& ccff_head [0] $end
|
|
$var wire 1 m% ccff_tail [0] $end
|
|
$var wire 1 %% mem_out [0] $end
|
|
$var wire 1 &% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 %% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 :& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 ~C VPWR $end
|
|
$var supply0 1 !D VGND $end
|
|
$var supply1 1 "D VPB $end
|
|
$var supply0 1 #D VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 %% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 :& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 $D buf_Q $end
|
|
$var wire 1 %D RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 &% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 %% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 &D VPWR $end
|
|
$var supply0 1 'D VGND $end
|
|
$var supply1 1 (D VPB $end
|
|
$var supply0 1 )D VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 &% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 %% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 *D buf_Q $end
|
|
$var wire 1 +D RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_48__47 $end
|
|
$var wire 1 m% X $end
|
|
$var wire 1 &% A $end
|
|
$var supply1 1 ,D VPWR $end
|
|
$var supply0 1 -D VGND $end
|
|
$var supply1 1 .D VPB $end
|
|
$var supply0 1 /D VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 m% X $end
|
|
$var wire 1 &% A $end
|
|
$var wire 1 0D buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_49 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 m% ccff_head [0] $end
|
|
$var wire 1 n% ccff_tail [0] $end
|
|
$var wire 1 '% mem_out [0] $end
|
|
$var wire 1 (% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 '% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 m% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 1D VPWR $end
|
|
$var supply0 1 2D VGND $end
|
|
$var supply1 1 3D VPB $end
|
|
$var supply0 1 4D VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 '% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 m% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 5D buf_Q $end
|
|
$var wire 1 6D RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 (% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 '% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 7D VPWR $end
|
|
$var supply0 1 8D VGND $end
|
|
$var supply1 1 9D VPB $end
|
|
$var supply0 1 :D VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 (% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 '% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 ;D buf_Q $end
|
|
$var wire 1 <D RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_49__48 $end
|
|
$var wire 1 n% X $end
|
|
$var wire 1 (% A $end
|
|
$var supply1 1 =D VPWR $end
|
|
$var supply0 1 >D VGND $end
|
|
$var supply1 1 ?D VPB $end
|
|
$var supply0 1 @D VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 n% X $end
|
|
$var wire 1 (% A $end
|
|
$var wire 1 AD buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_51 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 n% ccff_head [0] $end
|
|
$var wire 1 o% ccff_tail [0] $end
|
|
$var wire 1 )% mem_out [0] $end
|
|
$var wire 1 *% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 )% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 n% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 BD VPWR $end
|
|
$var supply0 1 CD VGND $end
|
|
$var supply1 1 DD VPB $end
|
|
$var supply0 1 ED VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 )% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 n% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 FD buf_Q $end
|
|
$var wire 1 GD RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 *% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 )% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 HD VPWR $end
|
|
$var supply0 1 ID VGND $end
|
|
$var supply1 1 JD VPB $end
|
|
$var supply0 1 KD VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 *% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 )% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 LD buf_Q $end
|
|
$var wire 1 MD RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_50__49 $end
|
|
$var wire 1 o% X $end
|
|
$var wire 1 *% A $end
|
|
$var supply1 1 ND VPWR $end
|
|
$var supply0 1 OD VGND $end
|
|
$var supply1 1 PD VPB $end
|
|
$var supply0 1 QD VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 o% X $end
|
|
$var wire 1 *% A $end
|
|
$var wire 1 RD buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_53 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 o% ccff_head [0] $end
|
|
$var wire 1 p% ccff_tail [0] $end
|
|
$var wire 1 +% mem_out [0] $end
|
|
$var wire 1 ,% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 +% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 o% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 SD VPWR $end
|
|
$var supply0 1 TD VGND $end
|
|
$var supply1 1 UD VPB $end
|
|
$var supply0 1 VD VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 +% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 o% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 WD buf_Q $end
|
|
$var wire 1 XD RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 ,% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 +% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 YD VPWR $end
|
|
$var supply0 1 ZD VGND $end
|
|
$var supply1 1 [D VPB $end
|
|
$var supply0 1 \D VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ,% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 +% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 ]D buf_Q $end
|
|
$var wire 1 ^D RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_51__50 $end
|
|
$var wire 1 p% X $end
|
|
$var wire 1 ,% A $end
|
|
$var supply1 1 _D VPWR $end
|
|
$var supply0 1 `D VGND $end
|
|
$var supply1 1 aD VPB $end
|
|
$var supply0 1 bD VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 p% X $end
|
|
$var wire 1 ,% A $end
|
|
$var wire 1 cD buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_13 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 o& ccff_head [0] $end
|
|
$var wire 1 q% ccff_tail [0] $end
|
|
$var wire 1 -% mem_out [0] $end
|
|
$var wire 1 .% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 -% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 o& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 dD VPWR $end
|
|
$var supply0 1 eD VGND $end
|
|
$var supply1 1 fD VPB $end
|
|
$var supply0 1 gD VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 -% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 o& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 hD buf_Q $end
|
|
$var wire 1 iD RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 .% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 -% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 jD VPWR $end
|
|
$var supply0 1 kD VGND $end
|
|
$var supply1 1 lD VPB $end
|
|
$var supply0 1 mD VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 .% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 -% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 nD buf_Q $end
|
|
$var wire 1 oD RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_52__51 $end
|
|
$var wire 1 q% X $end
|
|
$var wire 1 .% A $end
|
|
$var supply1 1 pD VPWR $end
|
|
$var supply0 1 qD VGND $end
|
|
$var supply1 1 rD VPB $end
|
|
$var supply0 1 sD VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 q% X $end
|
|
$var wire 1 .% A $end
|
|
$var wire 1 tD buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_15 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 q% ccff_head [0] $end
|
|
$var wire 1 r% ccff_tail [0] $end
|
|
$var wire 1 /% mem_out [0] $end
|
|
$var wire 1 0% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 /% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 q% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 uD VPWR $end
|
|
$var supply0 1 vD VGND $end
|
|
$var supply1 1 wD VPB $end
|
|
$var supply0 1 xD VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 /% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 q% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 yD buf_Q $end
|
|
$var wire 1 zD RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 0% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 /% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 {D VPWR $end
|
|
$var supply0 1 |D VGND $end
|
|
$var supply1 1 }D VPB $end
|
|
$var supply0 1 ~D VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 0% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 /% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 !E buf_Q $end
|
|
$var wire 1 "E RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_53__52 $end
|
|
$var wire 1 r% X $end
|
|
$var wire 1 0% A $end
|
|
$var supply1 1 #E VPWR $end
|
|
$var supply0 1 $E VGND $end
|
|
$var supply1 1 %E VPB $end
|
|
$var supply0 1 &E VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 r% X $end
|
|
$var wire 1 0% A $end
|
|
$var wire 1 'E buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_17 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 r% ccff_head [0] $end
|
|
$var wire 1 s% ccff_tail [0] $end
|
|
$var wire 1 1% mem_out [0] $end
|
|
$var wire 1 2% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 1% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 r% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 (E VPWR $end
|
|
$var supply0 1 )E VGND $end
|
|
$var supply1 1 *E VPB $end
|
|
$var supply0 1 +E VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 1% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 r% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 ,E buf_Q $end
|
|
$var wire 1 -E RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 2% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 1% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 .E VPWR $end
|
|
$var supply0 1 /E VGND $end
|
|
$var supply1 1 0E VPB $end
|
|
$var supply0 1 1E VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 2% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 1% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 2E buf_Q $end
|
|
$var wire 1 3E RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_54__53 $end
|
|
$var wire 1 s% X $end
|
|
$var wire 1 2% A $end
|
|
$var supply1 1 4E VPWR $end
|
|
$var supply0 1 5E VGND $end
|
|
$var supply1 1 6E VPB $end
|
|
$var supply0 1 7E VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 s% X $end
|
|
$var wire 1 2% A $end
|
|
$var wire 1 8E buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_19 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 s% ccff_head [0] $end
|
|
$var wire 1 t% ccff_tail [0] $end
|
|
$var wire 1 3% mem_out [0] $end
|
|
$var wire 1 4% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 3% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 s% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 9E VPWR $end
|
|
$var supply0 1 :E VGND $end
|
|
$var supply1 1 ;E VPB $end
|
|
$var supply0 1 <E VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 3% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 s% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 =E buf_Q $end
|
|
$var wire 1 >E RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 4% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 3% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 ?E VPWR $end
|
|
$var supply0 1 @E VGND $end
|
|
$var supply1 1 AE VPB $end
|
|
$var supply0 1 BE VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 4% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 3% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 CE buf_Q $end
|
|
$var wire 1 DE RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_55__54 $end
|
|
$var wire 1 t% X $end
|
|
$var wire 1 4% A $end
|
|
$var supply1 1 EE VPWR $end
|
|
$var supply0 1 FE VGND $end
|
|
$var supply1 1 GE VPB $end
|
|
$var supply0 1 HE VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 t% X $end
|
|
$var wire 1 4% A $end
|
|
$var wire 1 IE buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_21 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 t% ccff_head [0] $end
|
|
$var wire 1 u% ccff_tail [0] $end
|
|
$var wire 1 5% mem_out [0] $end
|
|
$var wire 1 6% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 5% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 t% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 JE VPWR $end
|
|
$var supply0 1 KE VGND $end
|
|
$var supply1 1 LE VPB $end
|
|
$var supply0 1 ME VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 5% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 t% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 NE buf_Q $end
|
|
$var wire 1 OE RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 6% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 5% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 PE VPWR $end
|
|
$var supply0 1 QE VGND $end
|
|
$var supply1 1 RE VPB $end
|
|
$var supply0 1 SE VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 6% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 5% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 TE buf_Q $end
|
|
$var wire 1 UE RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_56__55 $end
|
|
$var wire 1 u% X $end
|
|
$var wire 1 6% A $end
|
|
$var supply1 1 VE VPWR $end
|
|
$var supply0 1 WE VGND $end
|
|
$var supply1 1 XE VPB $end
|
|
$var supply0 1 YE VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 u% X $end
|
|
$var wire 1 6% A $end
|
|
$var wire 1 ZE buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_23 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 u% ccff_head [0] $end
|
|
$var wire 1 w% ccff_tail [0] $end
|
|
$var wire 1 9% mem_out [0] $end
|
|
$var wire 1 :% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 9% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 u% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 [E VPWR $end
|
|
$var supply0 1 \E VGND $end
|
|
$var supply1 1 ]E VPB $end
|
|
$var supply0 1 ^E VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 9% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 u% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 _E buf_Q $end
|
|
$var wire 1 `E RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 :% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 9% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 aE VPWR $end
|
|
$var supply0 1 bE VGND $end
|
|
$var supply1 1 cE VPB $end
|
|
$var supply0 1 dE VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 :% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 9% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 eE buf_Q $end
|
|
$var wire 1 fE RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_57__56 $end
|
|
$var wire 1 w% X $end
|
|
$var wire 1 :% A $end
|
|
$var supply1 1 gE VPWR $end
|
|
$var supply0 1 hE VGND $end
|
|
$var supply1 1 iE VPB $end
|
|
$var supply0 1 jE VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 w% X $end
|
|
$var wire 1 :% A $end
|
|
$var wire 1 kE buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_25 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 w% ccff_head [0] $end
|
|
$var wire 1 x% ccff_tail [0] $end
|
|
$var wire 1 ;% mem_out [0] $end
|
|
$var wire 1 <% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 ;% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 w% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 lE VPWR $end
|
|
$var supply0 1 mE VGND $end
|
|
$var supply1 1 nE VPB $end
|
|
$var supply0 1 oE VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ;% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 w% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 pE buf_Q $end
|
|
$var wire 1 qE RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 <% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 ;% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 rE VPWR $end
|
|
$var supply0 1 sE VGND $end
|
|
$var supply1 1 tE VPB $end
|
|
$var supply0 1 uE VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 <% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 ;% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 vE buf_Q $end
|
|
$var wire 1 wE RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_58__57 $end
|
|
$var wire 1 x% X $end
|
|
$var wire 1 <% A $end
|
|
$var supply1 1 xE VPWR $end
|
|
$var supply0 1 yE VGND $end
|
|
$var supply1 1 zE VPB $end
|
|
$var supply0 1 {E VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 x% X $end
|
|
$var wire 1 <% A $end
|
|
$var wire 1 |E buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_27 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 x% ccff_head [0] $end
|
|
$var wire 1 y% ccff_tail [0] $end
|
|
$var wire 1 =% mem_out [0] $end
|
|
$var wire 1 >% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 =% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 x% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 }E VPWR $end
|
|
$var supply0 1 ~E VGND $end
|
|
$var supply1 1 !F VPB $end
|
|
$var supply0 1 "F VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 =% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 x% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 #F buf_Q $end
|
|
$var wire 1 $F RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 >% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 =% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 %F VPWR $end
|
|
$var supply0 1 &F VGND $end
|
|
$var supply1 1 'F VPB $end
|
|
$var supply0 1 (F VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 >% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 =% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 )F buf_Q $end
|
|
$var wire 1 *F RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_59__58 $end
|
|
$var wire 1 y% X $end
|
|
$var wire 1 >% A $end
|
|
$var supply1 1 +F VPWR $end
|
|
$var supply0 1 ,F VGND $end
|
|
$var supply1 1 -F VPB $end
|
|
$var supply0 1 .F VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 y% X $end
|
|
$var wire 1 >% A $end
|
|
$var wire 1 /F buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_31 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 ;& ccff_head [0] $end
|
|
$var wire 1 z% ccff_tail [0] $end
|
|
$var wire 1 ?% mem_out [0] $end
|
|
$var wire 1 @% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 ?% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 ;& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 0F VPWR $end
|
|
$var supply0 1 1F VGND $end
|
|
$var supply1 1 2F VPB $end
|
|
$var supply0 1 3F VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ?% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 ;& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 4F buf_Q $end
|
|
$var wire 1 5F RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 @% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 ?% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 6F VPWR $end
|
|
$var supply0 1 7F VGND $end
|
|
$var supply1 1 8F VPB $end
|
|
$var supply0 1 9F VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 @% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 ?% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 :F buf_Q $end
|
|
$var wire 1 ;F RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_60__59 $end
|
|
$var wire 1 z% X $end
|
|
$var wire 1 @% A $end
|
|
$var supply1 1 <F VPWR $end
|
|
$var supply0 1 =F VGND $end
|
|
$var supply1 1 >F VPB $end
|
|
$var supply0 1 ?F VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 z% X $end
|
|
$var wire 1 @% A $end
|
|
$var wire 1 @F buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_33 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 z% ccff_head [0] $end
|
|
$var wire 1 {% ccff_tail [0] $end
|
|
$var wire 1 A% mem_out [0] $end
|
|
$var wire 1 B% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 A% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 z% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 AF VPWR $end
|
|
$var supply0 1 BF VGND $end
|
|
$var supply1 1 CF VPB $end
|
|
$var supply0 1 DF VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 A% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 z% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 EF buf_Q $end
|
|
$var wire 1 FF RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 B% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 A% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 GF VPWR $end
|
|
$var supply0 1 HF VGND $end
|
|
$var supply1 1 IF VPB $end
|
|
$var supply0 1 JF VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 B% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 A% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 KF buf_Q $end
|
|
$var wire 1 LF RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_61__60 $end
|
|
$var wire 1 {% X $end
|
|
$var wire 1 B% A $end
|
|
$var supply1 1 MF VPWR $end
|
|
$var supply0 1 NF VGND $end
|
|
$var supply1 1 OF VPB $end
|
|
$var supply0 1 PF VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 {% X $end
|
|
$var wire 1 B% A $end
|
|
$var wire 1 QF buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_35 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 {% ccff_head [0] $end
|
|
$var wire 1 |% ccff_tail [0] $end
|
|
$var wire 1 C% mem_out [0] $end
|
|
$var wire 1 D% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 C% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 {% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 RF VPWR $end
|
|
$var supply0 1 SF VGND $end
|
|
$var supply1 1 TF VPB $end
|
|
$var supply0 1 UF VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 C% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 {% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 VF buf_Q $end
|
|
$var wire 1 WF RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 D% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 C% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 XF VPWR $end
|
|
$var supply0 1 YF VGND $end
|
|
$var supply1 1 ZF VPB $end
|
|
$var supply0 1 [F VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 D% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 C% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 \F buf_Q $end
|
|
$var wire 1 ]F RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_62__61 $end
|
|
$var wire 1 |% X $end
|
|
$var wire 1 D% A $end
|
|
$var supply1 1 ^F VPWR $end
|
|
$var supply0 1 _F VGND $end
|
|
$var supply1 1 `F VPB $end
|
|
$var supply0 1 aF VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 |% X $end
|
|
$var wire 1 D% A $end
|
|
$var wire 1 bF buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_37 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 |% ccff_head [0] $end
|
|
$var wire 1 }% ccff_tail [0] $end
|
|
$var wire 1 E% mem_out [0] $end
|
|
$var wire 1 F% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 E% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 |% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 cF VPWR $end
|
|
$var supply0 1 dF VGND $end
|
|
$var supply1 1 eF VPB $end
|
|
$var supply0 1 fF VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 E% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 |% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 gF buf_Q $end
|
|
$var wire 1 hF RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 F% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 E% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 iF VPWR $end
|
|
$var supply0 1 jF VGND $end
|
|
$var supply1 1 kF VPB $end
|
|
$var supply0 1 lF VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 F% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 E% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 mF buf_Q $end
|
|
$var wire 1 nF RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_63__62 $end
|
|
$var wire 1 }% X $end
|
|
$var wire 1 F% A $end
|
|
$var supply1 1 oF VPWR $end
|
|
$var supply0 1 pF VGND $end
|
|
$var supply1 1 qF VPB $end
|
|
$var supply0 1 rF VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 }% X $end
|
|
$var wire 1 F% A $end
|
|
$var wire 1 sF buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_39 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 }% ccff_head [0] $end
|
|
$var wire 1 ~% ccff_tail [0] $end
|
|
$var wire 1 G% mem_out [0] $end
|
|
$var wire 1 H% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 G% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 }% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 tF VPWR $end
|
|
$var supply0 1 uF VGND $end
|
|
$var supply1 1 vF VPB $end
|
|
$var supply0 1 wF VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 G% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 }% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 xF buf_Q $end
|
|
$var wire 1 yF RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 H% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 G% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 zF VPWR $end
|
|
$var supply0 1 {F VGND $end
|
|
$var supply1 1 |F VPB $end
|
|
$var supply0 1 }F VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 H% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 G% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 ~F buf_Q $end
|
|
$var wire 1 !G RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_64__63 $end
|
|
$var wire 1 ~% X $end
|
|
$var wire 1 H% A $end
|
|
$var supply1 1 "G VPWR $end
|
|
$var supply0 1 #G VGND $end
|
|
$var supply1 1 $G VPB $end
|
|
$var supply0 1 %G VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ~% X $end
|
|
$var wire 1 H% A $end
|
|
$var wire 1 &G buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_41 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 ~% ccff_head [0] $end
|
|
$var wire 1 !& ccff_tail [0] $end
|
|
$var wire 1 I% mem_out [0] $end
|
|
$var wire 1 J% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 I% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 ~% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 'G VPWR $end
|
|
$var supply0 1 (G VGND $end
|
|
$var supply1 1 )G VPB $end
|
|
$var supply0 1 *G VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 I% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 ~% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 +G buf_Q $end
|
|
$var wire 1 ,G RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 J% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 I% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 -G VPWR $end
|
|
$var supply0 1 .G VGND $end
|
|
$var supply1 1 /G VPB $end
|
|
$var supply0 1 0G VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 J% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 I% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 1G buf_Q $end
|
|
$var wire 1 2G RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_65__64 $end
|
|
$var wire 1 !& X $end
|
|
$var wire 1 J% A $end
|
|
$var supply1 1 3G VPWR $end
|
|
$var supply0 1 4G VGND $end
|
|
$var supply1 1 5G VPB $end
|
|
$var supply0 1 6G VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 !& X $end
|
|
$var wire 1 J% A $end
|
|
$var wire 1 7G buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_43 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 !& ccff_head [0] $end
|
|
$var wire 1 "& ccff_tail [0] $end
|
|
$var wire 1 K% mem_out [0] $end
|
|
$var wire 1 L% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 K% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 !& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 8G VPWR $end
|
|
$var supply0 1 9G VGND $end
|
|
$var supply1 1 :G VPB $end
|
|
$var supply0 1 ;G VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 K% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 !& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 <G buf_Q $end
|
|
$var wire 1 =G RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 L% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 K% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 >G VPWR $end
|
|
$var supply0 1 ?G VGND $end
|
|
$var supply1 1 @G VPB $end
|
|
$var supply0 1 AG VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 L% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 K% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 BG buf_Q $end
|
|
$var wire 1 CG RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_66__65 $end
|
|
$var wire 1 "& X $end
|
|
$var wire 1 L% A $end
|
|
$var supply1 1 DG VPWR $end
|
|
$var supply0 1 EG VGND $end
|
|
$var supply1 1 FG VPB $end
|
|
$var supply0 1 GG VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 "& X $end
|
|
$var wire 1 L% A $end
|
|
$var wire 1 HG buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_45 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 "& ccff_head [0] $end
|
|
$var wire 1 $& ccff_tail [0] $end
|
|
$var wire 1 O% mem_out [0] $end
|
|
$var wire 1 P% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 O% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 "& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 IG VPWR $end
|
|
$var supply0 1 JG VGND $end
|
|
$var supply1 1 KG VPB $end
|
|
$var supply0 1 LG VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 O% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 "& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 MG buf_Q $end
|
|
$var wire 1 NG RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 P% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 O% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 OG VPWR $end
|
|
$var supply0 1 PG VGND $end
|
|
$var supply1 1 QG VPB $end
|
|
$var supply0 1 RG VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 P% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 O% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 SG buf_Q $end
|
|
$var wire 1 TG RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_67__66 $end
|
|
$var wire 1 $& X $end
|
|
$var wire 1 P% A $end
|
|
$var supply1 1 UG VPWR $end
|
|
$var supply0 1 VG VGND $end
|
|
$var supply1 1 WG VPB $end
|
|
$var supply0 1 XG VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 $& X $end
|
|
$var wire 1 P% A $end
|
|
$var wire 1 YG buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_47 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 $& ccff_head [0] $end
|
|
$var wire 1 %& ccff_tail [0] $end
|
|
$var wire 1 Q% mem_out [0] $end
|
|
$var wire 1 R% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 Q% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 $& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 ZG VPWR $end
|
|
$var supply0 1 [G VGND $end
|
|
$var supply1 1 \G VPB $end
|
|
$var supply0 1 ]G VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 Q% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 $& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 ^G buf_Q $end
|
|
$var wire 1 _G RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 R% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 Q% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 `G VPWR $end
|
|
$var supply0 1 aG VGND $end
|
|
$var supply1 1 bG VPB $end
|
|
$var supply0 1 cG VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 R% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 Q% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 dG buf_Q $end
|
|
$var wire 1 eG RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_68__67 $end
|
|
$var wire 1 %& X $end
|
|
$var wire 1 R% A $end
|
|
$var supply1 1 fG VPWR $end
|
|
$var supply0 1 gG VGND $end
|
|
$var supply1 1 hG VPB $end
|
|
$var supply0 1 iG VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 %& X $end
|
|
$var wire 1 R% A $end
|
|
$var wire 1 jG buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_49 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 %& ccff_head [0] $end
|
|
$var wire 1 && ccff_tail [0] $end
|
|
$var wire 1 S% mem_out [0] $end
|
|
$var wire 1 T% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 S% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 %& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 kG VPWR $end
|
|
$var supply0 1 lG VGND $end
|
|
$var supply1 1 mG VPB $end
|
|
$var supply0 1 nG VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 S% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 %& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 oG buf_Q $end
|
|
$var wire 1 pG RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 T% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 S% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 qG VPWR $end
|
|
$var supply0 1 rG VGND $end
|
|
$var supply1 1 sG VPB $end
|
|
$var supply0 1 tG VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 T% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 S% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 uG buf_Q $end
|
|
$var wire 1 vG RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_69__68 $end
|
|
$var wire 1 && X $end
|
|
$var wire 1 T% A $end
|
|
$var supply1 1 wG VPWR $end
|
|
$var supply0 1 xG VGND $end
|
|
$var supply1 1 yG VPB $end
|
|
$var supply0 1 zG VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 && X $end
|
|
$var wire 1 T% A $end
|
|
$var wire 1 {G buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_51 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 && ccff_head [0] $end
|
|
$var wire 1 '& ccff_tail [0] $end
|
|
$var wire 1 U% mem_out [0] $end
|
|
$var wire 1 V% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 U% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 && D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 |G VPWR $end
|
|
$var supply0 1 }G VGND $end
|
|
$var supply1 1 ~G VPB $end
|
|
$var supply0 1 !H VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 U% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 && D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 "H buf_Q $end
|
|
$var wire 1 #H RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 V% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 U% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 $H VPWR $end
|
|
$var supply0 1 %H VGND $end
|
|
$var supply1 1 &H VPB $end
|
|
$var supply0 1 'H VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 V% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 U% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 (H buf_Q $end
|
|
$var wire 1 )H RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_70__69 $end
|
|
$var wire 1 '& X $end
|
|
$var wire 1 V% A $end
|
|
$var supply1 1 *H VPWR $end
|
|
$var supply0 1 +H VGND $end
|
|
$var supply1 1 ,H VPB $end
|
|
$var supply0 1 -H VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 '& X $end
|
|
$var wire 1 V% A $end
|
|
$var wire 1 .H buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_55 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 <& ccff_head [0] $end
|
|
$var wire 1 (& ccff_tail [0] $end
|
|
$var wire 1 W% mem_out [0] $end
|
|
$var wire 1 X% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 W% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 <& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 /H VPWR $end
|
|
$var supply0 1 0H VGND $end
|
|
$var supply1 1 1H VPB $end
|
|
$var supply0 1 2H VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 W% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 <& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 3H buf_Q $end
|
|
$var wire 1 4H RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 X% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 W% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 5H VPWR $end
|
|
$var supply0 1 6H VGND $end
|
|
$var supply1 1 7H VPB $end
|
|
$var supply0 1 8H VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 X% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 W% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 9H buf_Q $end
|
|
$var wire 1 :H RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_71__70 $end
|
|
$var wire 1 (& X $end
|
|
$var wire 1 X% A $end
|
|
$var supply1 1 ;H VPWR $end
|
|
$var supply0 1 <H VGND $end
|
|
$var supply1 1 =H VPB $end
|
|
$var supply0 1 >H VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 (& X $end
|
|
$var wire 1 X% A $end
|
|
$var wire 1 ?H buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_57 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 (& ccff_head [0] $end
|
|
$var wire 1 )& ccff_tail [0] $end
|
|
$var wire 1 Y% mem_out [0] $end
|
|
$var wire 1 Z% mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 Y% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 (& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 @H VPWR $end
|
|
$var supply0 1 AH VGND $end
|
|
$var supply1 1 BH VPB $end
|
|
$var supply0 1 CH VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 Y% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 (& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 DH buf_Q $end
|
|
$var wire 1 EH RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 Z% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 Y% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 FH VPWR $end
|
|
$var supply0 1 GH VGND $end
|
|
$var supply1 1 HH VPB $end
|
|
$var supply0 1 IH VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 Z% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 Y% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 JH buf_Q $end
|
|
$var wire 1 KH RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_72__71 $end
|
|
$var wire 1 )& X $end
|
|
$var wire 1 Z% A $end
|
|
$var supply1 1 LH VPWR $end
|
|
$var supply0 1 MH VGND $end
|
|
$var supply1 1 NH VPB $end
|
|
$var supply0 1 OH VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 )& X $end
|
|
$var wire 1 Z% A $end
|
|
$var wire 1 PH buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_59 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 )& ccff_head [0] $end
|
|
$var wire 1 y$ ccff_tail [0] $end
|
|
$var wire 1 [% mem_out [0] $end
|
|
$var wire 1 \% mem_out [1] $end
|
|
$var wire 1 QH copt_net_180 $end
|
|
$var wire 1 RH copt_net_182 $end
|
|
$var wire 1 SH copt_net_181 $end
|
|
$var wire 1 TH copt_net_185 $end
|
|
$var wire 1 UH copt_net_184 $end
|
|
$var wire 1 VH copt_net_183 $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 [% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 )& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 WH VPWR $end
|
|
$var supply0 1 XH VGND $end
|
|
$var supply1 1 YH VPB $end
|
|
$var supply0 1 ZH VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 [% Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 )& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 [H buf_Q $end
|
|
$var wire 1 \H RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 QH Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 [% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 ]H VPWR $end
|
|
$var supply0 1 ^H VGND $end
|
|
$var supply1 1 _H VPB $end
|
|
$var supply0 1 `H VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 QH Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 [% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 aH buf_Q $end
|
|
$var wire 1 bH RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_73__72 $end
|
|
$var wire 1 y$ X $end
|
|
$var wire 1 \% A $end
|
|
$var supply1 1 cH VPWR $end
|
|
$var supply0 1 dH VGND $end
|
|
$var supply1 1 eH VPB $end
|
|
$var supply0 1 fH VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 y$ X $end
|
|
$var wire 1 \% A $end
|
|
$var wire 1 gH buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module copt_h_inst_1376 $end
|
|
$var wire 1 \% X $end
|
|
$var wire 1 RH A $end
|
|
$var supply1 1 hH VPWR $end
|
|
$var supply0 1 iH VGND $end
|
|
$var supply1 1 jH VPB $end
|
|
$var supply0 1 kH VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 \% X $end
|
|
$var wire 1 RH A $end
|
|
$var wire 1 lH buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module copt_h_inst_1377 $end
|
|
$var wire 1 SH X $end
|
|
$var wire 1 QH A $end
|
|
$var supply1 1 mH VPWR $end
|
|
$var supply0 1 nH VGND $end
|
|
$var supply1 1 oH VPB $end
|
|
$var supply0 1 pH VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 SH X $end
|
|
$var wire 1 QH A $end
|
|
$var wire 1 qH buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module copt_h_inst_1378 $end
|
|
$var wire 1 RH X $end
|
|
$var wire 1 TH A $end
|
|
$var supply1 1 rH VPWR $end
|
|
$var supply0 1 sH VGND $end
|
|
$var supply1 1 tH VPB $end
|
|
$var supply0 1 uH VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 RH X $end
|
|
$var wire 1 TH A $end
|
|
$var wire 1 vH buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module copt_h_inst_1379 $end
|
|
$var wire 1 VH X $end
|
|
$var wire 1 UH A $end
|
|
$var supply1 1 wH VPWR $end
|
|
$var supply0 1 xH VGND $end
|
|
$var supply1 1 yH VPB $end
|
|
$var supply0 1 zH VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 VH X $end
|
|
$var wire 1 UH A $end
|
|
$var wire 1 {H buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module copt_h_inst_1380 $end
|
|
$var wire 1 UH X $end
|
|
$var wire 1 SH A $end
|
|
$var supply1 1 |H VPWR $end
|
|
$var supply0 1 }H VGND $end
|
|
$var supply1 1 ~H VPB $end
|
|
$var supply0 1 !I VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 UH X $end
|
|
$var wire 1 SH A $end
|
|
$var wire 1 "I buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module copt_h_inst_1381 $end
|
|
$var wire 1 TH X $end
|
|
$var wire 1 VH A $end
|
|
$var supply1 1 #I VPWR $end
|
|
$var supply0 1 $I VGND $end
|
|
$var supply1 1 %I VPB $end
|
|
$var supply0 1 &I VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 TH X $end
|
|
$var wire 1 VH A $end
|
|
$var wire 1 'I buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_bottom_track_29 $end
|
|
$var wire 1 j# in [0] $end
|
|
$var wire 1 r# in [1] $end
|
|
$var wire 1 $$ in [2] $end
|
|
$var wire 1 1& sram [0] $end
|
|
$var wire 1 2& sram [1] $end
|
|
$var wire 1 =( sram_inv [0] $end
|
|
$var wire 1 >( sram_inv [1] $end
|
|
$var wire 1 K$ out [0] $end
|
|
$var wire 1 1' p0 $end
|
|
$var wire 1 (I mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 )I mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 *I mux_2level_tapbuf_basis_input2_mem1_2_out [0] $end
|
|
$var wire 1 +I SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 ,I SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 -I SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 .I SYNOPSYS_UNCONNECTED_4 $end
|
|
$var wire 1 /I BUF_net_171 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 j# in [0] $end
|
|
$var wire 1 r# in [1] $end
|
|
$var wire 1 1& mem [0] $end
|
|
$var wire 1 +I mem_inv [0] $end
|
|
$var wire 1 (I out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 (I X $end
|
|
$var wire 1 r# A0 $end
|
|
$var wire 1 j# A1 $end
|
|
$var wire 1 1& S $end
|
|
$var supply1 1 0I VPWR $end
|
|
$var supply0 1 1I VGND $end
|
|
$var supply1 1 2I VPB $end
|
|
$var supply0 1 3I VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 (I X $end
|
|
$var wire 1 r# A0 $end
|
|
$var wire 1 j# A1 $end
|
|
$var wire 1 1& S $end
|
|
$var wire 1 4I mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_1_ $end
|
|
$var wire 1 $$ in [0] $end
|
|
$var wire 1 ,I in [1] $end
|
|
$var wire 1 1& mem [0] $end
|
|
$var wire 1 -I mem_inv [0] $end
|
|
$var wire 1 )I out [0] $end
|
|
$var wire 1 1' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 )I X $end
|
|
$var wire 1 1' A0 $end
|
|
$var wire 1 $$ A1 $end
|
|
$var wire 1 1& S $end
|
|
$var supply1 1 5I VPWR $end
|
|
$var supply0 1 6I VGND $end
|
|
$var supply1 1 7I VPB $end
|
|
$var supply0 1 8I VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 )I X $end
|
|
$var wire 1 1' A0 $end
|
|
$var wire 1 $$ A1 $end
|
|
$var wire 1 1& S $end
|
|
$var wire 1 9I mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 (I in [0] $end
|
|
$var wire 1 )I in [1] $end
|
|
$var wire 1 2& mem [0] $end
|
|
$var wire 1 .I mem_inv [0] $end
|
|
$var wire 1 *I out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 *I X $end
|
|
$var wire 1 )I A0 $end
|
|
$var wire 1 (I A1 $end
|
|
$var wire 1 2& S $end
|
|
$var supply1 1 :I VPWR $end
|
|
$var supply0 1 ;I VGND $end
|
|
$var supply1 1 <I VPB $end
|
|
$var supply0 1 =I VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 *I X $end
|
|
$var wire 1 )I A0 $end
|
|
$var wire 1 (I A1 $end
|
|
$var wire 1 2& S $end
|
|
$var wire 1 >I mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_170 $end
|
|
$var wire 1 K$ Y $end
|
|
$var wire 1 /I A $end
|
|
$var supply1 1 ?I VPWR $end
|
|
$var supply0 1 @I VGND $end
|
|
$var supply1 1 AI VPB $end
|
|
$var supply0 1 BI VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 K$ Y $end
|
|
$var wire 1 /I A $end
|
|
$var wire 1 CI not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_171 $end
|
|
$var wire 1 /I Y $end
|
|
$var wire 1 *I A $end
|
|
$var supply1 1 DI VPWR $end
|
|
$var supply0 1 EI VGND $end
|
|
$var supply1 1 FI VPB $end
|
|
$var supply0 1 GI VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 /I Y $end
|
|
$var wire 1 *I A $end
|
|
$var wire 1 HI not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_bottom_track_45 $end
|
|
$var wire 1 j# in [0] $end
|
|
$var wire 1 n# in [1] $end
|
|
$var wire 1 ,$ in [2] $end
|
|
$var wire 1 3& sram [0] $end
|
|
$var wire 1 4& sram [1] $end
|
|
$var wire 1 ?( sram_inv [0] $end
|
|
$var wire 1 @( sram_inv [1] $end
|
|
$var wire 1 S$ out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
$var wire 1 II mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 JI mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 KI mux_2level_tapbuf_basis_input2_mem1_2_out [0] $end
|
|
$var wire 1 LI SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 MI SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 NI SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 OI SYNOPSYS_UNCONNECTED_4 $end
|
|
|
|
$scope module sky130_fd_sc_hd__buf_4_0_ $end
|
|
$var wire 1 S$ X $end
|
|
$var wire 1 KI A $end
|
|
$var supply1 1 PI VPWR $end
|
|
$var supply0 1 QI VGND $end
|
|
$var supply1 1 RI VPB $end
|
|
$var supply0 1 SI VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 S$ X $end
|
|
$var wire 1 KI A $end
|
|
$var wire 1 TI buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 j# in [0] $end
|
|
$var wire 1 n# in [1] $end
|
|
$var wire 1 3& mem [0] $end
|
|
$var wire 1 LI mem_inv [0] $end
|
|
$var wire 1 II out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 II X $end
|
|
$var wire 1 n# A0 $end
|
|
$var wire 1 j# A1 $end
|
|
$var wire 1 3& S $end
|
|
$var supply1 1 UI VPWR $end
|
|
$var supply0 1 VI VGND $end
|
|
$var supply1 1 WI VPB $end
|
|
$var supply0 1 XI VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 II X $end
|
|
$var wire 1 n# A0 $end
|
|
$var wire 1 j# A1 $end
|
|
$var wire 1 3& S $end
|
|
$var wire 1 YI mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_1_ $end
|
|
$var wire 1 ,$ in [0] $end
|
|
$var wire 1 MI in [1] $end
|
|
$var wire 1 3& mem [0] $end
|
|
$var wire 1 NI mem_inv [0] $end
|
|
$var wire 1 JI out [0] $end
|
|
$var wire 1 R' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 JI X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 ,$ A1 $end
|
|
$var wire 1 3& S $end
|
|
$var supply1 1 ZI VPWR $end
|
|
$var supply0 1 [I VGND $end
|
|
$var supply1 1 \I VPB $end
|
|
$var supply0 1 ]I VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 JI X $end
|
|
$var wire 1 R' A0 $end
|
|
$var wire 1 ,$ A1 $end
|
|
$var wire 1 3& S $end
|
|
$var wire 1 ^I mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 II in [0] $end
|
|
$var wire 1 JI in [1] $end
|
|
$var wire 1 4& mem [0] $end
|
|
$var wire 1 OI mem_inv [0] $end
|
|
$var wire 1 KI out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 KI X $end
|
|
$var wire 1 JI A0 $end
|
|
$var wire 1 II A1 $end
|
|
$var wire 1 4& S $end
|
|
$var supply1 1 _I VPWR $end
|
|
$var supply0 1 `I VGND $end
|
|
$var supply1 1 aI VPB $end
|
|
$var supply0 1 bI VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 KI X $end
|
|
$var wire 1 JI A0 $end
|
|
$var wire 1 II A1 $end
|
|
$var wire 1 4& S $end
|
|
$var wire 1 cI mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_29 $end
|
|
$var wire 1 Y# in [0] $end
|
|
$var wire 1 3$ in [1] $end
|
|
$var wire 1 ;$ in [2] $end
|
|
$var wire 1 5& sram [0] $end
|
|
$var wire 1 6& sram [1] $end
|
|
$var wire 1 A( sram_inv [0] $end
|
|
$var wire 1 B( sram_inv [1] $end
|
|
$var wire 1 i$ out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
$var wire 1 dI mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 eI mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 fI mux_2level_tapbuf_basis_input2_mem1_2_out [0] $end
|
|
$var wire 1 gI SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 hI SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 iI SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 jI SYNOPSYS_UNCONNECTED_4 $end
|
|
$var wire 1 kI BUF_net_173 $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 Y# in [0] $end
|
|
$var wire 1 3$ in [1] $end
|
|
$var wire 1 5& mem [0] $end
|
|
$var wire 1 gI mem_inv [0] $end
|
|
$var wire 1 dI out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 dI X $end
|
|
$var wire 1 3$ A0 $end
|
|
$var wire 1 Y# A1 $end
|
|
$var wire 1 5& S $end
|
|
$var supply1 1 lI VPWR $end
|
|
$var supply0 1 mI VGND $end
|
|
$var supply1 1 nI VPB $end
|
|
$var supply0 1 oI VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 dI X $end
|
|
$var wire 1 3$ A0 $end
|
|
$var wire 1 Y# A1 $end
|
|
$var wire 1 5& S $end
|
|
$var wire 1 pI mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_1_ $end
|
|
$var wire 1 ;$ in [0] $end
|
|
$var wire 1 hI in [1] $end
|
|
$var wire 1 5& mem [0] $end
|
|
$var wire 1 iI mem_inv [0] $end
|
|
$var wire 1 eI out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 eI X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 ;$ A1 $end
|
|
$var wire 1 5& S $end
|
|
$var supply1 1 qI VPWR $end
|
|
$var supply0 1 rI VGND $end
|
|
$var supply1 1 sI VPB $end
|
|
$var supply0 1 tI VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 eI X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 ;$ A1 $end
|
|
$var wire 1 5& S $end
|
|
$var wire 1 uI mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 dI in [0] $end
|
|
$var wire 1 eI in [1] $end
|
|
$var wire 1 6& mem [0] $end
|
|
$var wire 1 jI mem_inv [0] $end
|
|
$var wire 1 fI out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 fI X $end
|
|
$var wire 1 eI A0 $end
|
|
$var wire 1 dI A1 $end
|
|
$var wire 1 6& S $end
|
|
$var supply1 1 vI VPWR $end
|
|
$var supply0 1 wI VGND $end
|
|
$var supply1 1 xI VPB $end
|
|
$var supply0 1 yI VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 fI X $end
|
|
$var wire 1 eI A0 $end
|
|
$var wire 1 dI A1 $end
|
|
$var wire 1 6& S $end
|
|
$var wire 1 zI mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_172 $end
|
|
$var wire 1 i$ Y $end
|
|
$var wire 1 kI A $end
|
|
$var supply1 1 {I VPWR $end
|
|
$var supply0 1 |I VGND $end
|
|
$var supply1 1 }I VPB $end
|
|
$var supply0 1 ~I VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 i$ Y $end
|
|
$var wire 1 kI A $end
|
|
$var wire 1 !J not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module BINV_R_173 $end
|
|
$var wire 1 kI Y $end
|
|
$var wire 1 fI A $end
|
|
$var supply1 1 "J VPWR $end
|
|
$var supply0 1 #J VGND $end
|
|
$var supply1 1 $J VPB $end
|
|
$var supply0 1 %J VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 kI Y $end
|
|
$var wire 1 fI A $end
|
|
$var wire 1 &J not0_out_Y $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_left_track_53 $end
|
|
$var wire 1 e# in [0] $end
|
|
$var wire 1 7$ in [1] $end
|
|
$var wire 1 ;$ in [2] $end
|
|
$var wire 1 7& sram [0] $end
|
|
$var wire 1 8& sram [1] $end
|
|
$var wire 1 C( sram_inv [0] $end
|
|
$var wire 1 D( sram_inv [1] $end
|
|
$var wire 1 u$ out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
$var wire 1 'J mux_2level_tapbuf_basis_input2_mem1_0_out [0] $end
|
|
$var wire 1 (J mux_2level_tapbuf_basis_input2_mem1_1_out [0] $end
|
|
$var wire 1 )J mux_2level_tapbuf_basis_input2_mem1_2_out [0] $end
|
|
$var wire 1 *J SYNOPSYS_UNCONNECTED_1 $end
|
|
$var wire 1 +J SYNOPSYS_UNCONNECTED_2 $end
|
|
$var wire 1 ,J SYNOPSYS_UNCONNECTED_3 $end
|
|
$var wire 1 -J SYNOPSYS_UNCONNECTED_4 $end
|
|
|
|
$scope module sky130_fd_sc_hd__buf_4_0_ $end
|
|
$var wire 1 u$ X $end
|
|
$var wire 1 )J A $end
|
|
$var supply1 1 .J VPWR $end
|
|
$var supply0 1 /J VGND $end
|
|
$var supply1 1 0J VPB $end
|
|
$var supply0 1 1J VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 u$ X $end
|
|
$var wire 1 )J A $end
|
|
$var wire 1 2J buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_0_ $end
|
|
$var wire 1 e# in [0] $end
|
|
$var wire 1 7$ in [1] $end
|
|
$var wire 1 7& mem [0] $end
|
|
$var wire 1 *J mem_inv [0] $end
|
|
$var wire 1 'J out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 'J X $end
|
|
$var wire 1 7$ A0 $end
|
|
$var wire 1 e# A1 $end
|
|
$var wire 1 7& S $end
|
|
$var supply1 1 3J VPWR $end
|
|
$var supply0 1 4J VGND $end
|
|
$var supply1 1 5J VPB $end
|
|
$var supply0 1 6J VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 'J X $end
|
|
$var wire 1 7$ A0 $end
|
|
$var wire 1 e# A1 $end
|
|
$var wire 1 7& S $end
|
|
$var wire 1 7J mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l1_in_1_ $end
|
|
$var wire 1 ;$ in [0] $end
|
|
$var wire 1 +J in [1] $end
|
|
$var wire 1 7& mem [0] $end
|
|
$var wire 1 ,J mem_inv [0] $end
|
|
$var wire 1 (J out [0] $end
|
|
$var wire 1 p' p0 $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 (J X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 ;$ A1 $end
|
|
$var wire 1 7& S $end
|
|
$var supply1 1 8J VPWR $end
|
|
$var supply0 1 9J VGND $end
|
|
$var supply1 1 :J VPB $end
|
|
$var supply0 1 ;J VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 (J X $end
|
|
$var wire 1 p' A0 $end
|
|
$var wire 1 ;$ A1 $end
|
|
$var wire 1 7& S $end
|
|
$var wire 1 <J mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mux_l2_in_0_ $end
|
|
$var wire 1 'J in [0] $end
|
|
$var wire 1 (J in [1] $end
|
|
$var wire 1 8& mem [0] $end
|
|
$var wire 1 -J mem_inv [0] $end
|
|
$var wire 1 )J out [0] $end
|
|
|
|
$scope module sky130_fd_sc_hd__mux2_1_0 $end
|
|
$var wire 1 )J X $end
|
|
$var wire 1 (J A0 $end
|
|
$var wire 1 'J A1 $end
|
|
$var wire 1 8& S $end
|
|
$var supply1 1 =J VPWR $end
|
|
$var supply0 1 >J VGND $end
|
|
$var supply1 1 ?J VPB $end
|
|
$var supply0 1 @J VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 )J X $end
|
|
$var wire 1 (J A0 $end
|
|
$var wire 1 'J A1 $end
|
|
$var wire 1 8& S $end
|
|
$var wire 1 AJ mux_2to10_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_29 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 .& ccff_head [0] $end
|
|
$var wire 1 9& ccff_tail [0] $end
|
|
$var wire 1 1& mem_out [0] $end
|
|
$var wire 1 2& mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 1& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 .& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 BJ VPWR $end
|
|
$var supply0 1 CJ VGND $end
|
|
$var supply1 1 DJ VPB $end
|
|
$var supply0 1 EJ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 1& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 .& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 FJ buf_Q $end
|
|
$var wire 1 GJ RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 2& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 1& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 HJ VPWR $end
|
|
$var supply0 1 IJ VGND $end
|
|
$var supply1 1 JJ VPB $end
|
|
$var supply0 1 KJ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 2& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 1& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 LJ buf_Q $end
|
|
$var wire 1 MJ RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_74__73 $end
|
|
$var wire 1 9& X $end
|
|
$var wire 1 2& A $end
|
|
$var supply1 1 NJ VPWR $end
|
|
$var supply0 1 OJ VGND $end
|
|
$var supply1 1 PJ VPB $end
|
|
$var supply0 1 QJ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 9& X $end
|
|
$var wire 1 2& A $end
|
|
$var wire 1 RJ buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_bottom_track_45 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 l% ccff_head [0] $end
|
|
$var wire 1 :& ccff_tail [0] $end
|
|
$var wire 1 3& mem_out [0] $end
|
|
$var wire 1 4& mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 3& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 l% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 SJ VPWR $end
|
|
$var supply0 1 TJ VGND $end
|
|
$var supply1 1 UJ VPB $end
|
|
$var supply0 1 VJ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 3& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 l% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 WJ buf_Q $end
|
|
$var wire 1 XJ RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 4& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 3& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 YJ VPWR $end
|
|
$var supply0 1 ZJ VGND $end
|
|
$var supply1 1 [J VPB $end
|
|
$var supply0 1 \J VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 4& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 3& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 ]J buf_Q $end
|
|
$var wire 1 ^J RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_75__74 $end
|
|
$var wire 1 :& X $end
|
|
$var wire 1 4& A $end
|
|
$var supply1 1 _J VPWR $end
|
|
$var supply0 1 `J VGND $end
|
|
$var supply1 1 aJ VPB $end
|
|
$var supply0 1 bJ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 :& X $end
|
|
$var wire 1 4& A $end
|
|
$var wire 1 cJ buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_29 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 y% ccff_head [0] $end
|
|
$var wire 1 ;& ccff_tail [0] $end
|
|
$var wire 1 5& mem_out [0] $end
|
|
$var wire 1 6& mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 5& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 y% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 dJ VPWR $end
|
|
$var supply0 1 eJ VGND $end
|
|
$var supply1 1 fJ VPB $end
|
|
$var supply0 1 gJ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 5& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 y% D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 hJ buf_Q $end
|
|
$var wire 1 iJ RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 6& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 5& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 jJ VPWR $end
|
|
$var supply0 1 kJ VGND $end
|
|
$var supply1 1 lJ VPB $end
|
|
$var supply0 1 mJ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 6& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 5& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 nJ buf_Q $end
|
|
$var wire 1 oJ RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_76__75 $end
|
|
$var wire 1 ;& X $end
|
|
$var wire 1 6& A $end
|
|
$var supply1 1 pJ VPWR $end
|
|
$var supply0 1 qJ VGND $end
|
|
$var supply1 1 rJ VPB $end
|
|
$var supply0 1 sJ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 ;& X $end
|
|
$var wire 1 6& A $end
|
|
$var wire 1 tJ buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module mem_left_track_53 $end
|
|
$var wire 1 K# pReset [0] $end
|
|
$var wire 1 }$ prog_clk [0] $end
|
|
$var wire 1 '& ccff_head [0] $end
|
|
$var wire 1 <& ccff_tail [0] $end
|
|
$var wire 1 7& mem_out [0] $end
|
|
$var wire 1 8& mem_out [1] $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_0_ $end
|
|
$var wire 1 7& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 '& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 uJ VPWR $end
|
|
$var supply0 1 vJ VGND $end
|
|
$var supply1 1 wJ VPB $end
|
|
$var supply0 1 xJ VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 7& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 '& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 yJ buf_Q $end
|
|
$var wire 1 zJ RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module sky130_fd_sc_hd__dfrtp_1_1_ $end
|
|
$var wire 1 8& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 7& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var supply1 1 {J VPWR $end
|
|
$var supply0 1 |J VGND $end
|
|
$var supply1 1 }J VPB $end
|
|
$var supply0 1 ~J VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 8& Q $end
|
|
$var wire 1 }$ CLK $end
|
|
$var wire 1 7& D $end
|
|
$var wire 1 K# RESET_B $end
|
|
$var wire 1 !K buf_Q $end
|
|
$var wire 1 "K RESET $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_77__76 $end
|
|
$var wire 1 <& X $end
|
|
$var wire 1 8& A $end
|
|
$var supply1 1 #K VPWR $end
|
|
$var supply0 1 $K VGND $end
|
|
$var supply1 1 %K VPB $end
|
|
$var supply0 1 &K VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 <& X $end
|
|
$var wire 1 8& A $end
|
|
$var wire 1 'K buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module pReset_FTB00 $end
|
|
$var wire 1 K# X $end
|
|
$var wire 1 {$ A $end
|
|
$var supply1 1 (K VPWR $end
|
|
$var supply0 1 )K VGND $end
|
|
$var supply1 1 *K VPB $end
|
|
$var supply0 1 +K VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 K# X $end
|
|
$var wire 1 {$ A $end
|
|
$var wire 1 ,K buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module prog_clk_0_FTB00 $end
|
|
$var wire 1 }$ X $end
|
|
$var wire 1 |$ A $end
|
|
$var supply1 1 -K VPWR $end
|
|
$var supply0 1 .K VGND $end
|
|
$var supply1 1 /K VPB $end
|
|
$var supply0 1 0K VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 }$ X $end
|
|
$var wire 1 |$ A $end
|
|
$var wire 1 1K buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_78__77 $end
|
|
$var wire 1 Z$ X $end
|
|
$var wire 1 s# A $end
|
|
$var supply1 1 2K VPWR $end
|
|
$var supply0 1 3K VGND $end
|
|
$var supply1 1 4K VPB $end
|
|
$var supply0 1 5K VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 Z$ X $end
|
|
$var wire 1 s# A $end
|
|
$var wire 1 6K buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_79__78 $end
|
|
$var wire 1 L$ X $end
|
|
$var wire 1 %$ A $end
|
|
$var supply1 1 7K VPWR $end
|
|
$var supply0 1 8K VGND $end
|
|
$var supply1 1 9K VPB $end
|
|
$var supply0 1 :K VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 L$ X $end
|
|
$var wire 1 %$ A $end
|
|
$var wire 1 ;K buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_80__79 $end
|
|
$var wire 1 M$ X $end
|
|
$var wire 1 &$ A $end
|
|
$var supply1 1 <K VPWR $end
|
|
$var supply0 1 =K VGND $end
|
|
$var supply1 1 >K VPB $end
|
|
$var supply0 1 ?K VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 M$ X $end
|
|
$var wire 1 &$ A $end
|
|
$var wire 1 @K buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_81__80 $end
|
|
$var wire 1 N$ X $end
|
|
$var wire 1 '$ A $end
|
|
$var supply1 1 AK VPWR $end
|
|
$var supply0 1 BK VGND $end
|
|
$var supply1 1 CK VPB $end
|
|
$var supply0 1 DK VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 N$ X $end
|
|
$var wire 1 '$ A $end
|
|
$var wire 1 EK buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_82__81 $end
|
|
$var wire 1 O$ X $end
|
|
$var wire 1 ($ A $end
|
|
$var supply1 1 FK VPWR $end
|
|
$var supply0 1 GK VGND $end
|
|
$var supply1 1 HK VPB $end
|
|
$var supply0 1 IK VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 O$ X $end
|
|
$var wire 1 ($ A $end
|
|
$var wire 1 JK buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_83__82 $end
|
|
$var wire 1 X$ X $end
|
|
$var wire 1 1$ A $end
|
|
$var supply1 1 KK VPWR $end
|
|
$var supply0 1 LK VGND $end
|
|
$var supply1 1 MK VPB $end
|
|
$var supply0 1 NK VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 X$ X $end
|
|
$var wire 1 1$ A $end
|
|
$var wire 1 OK buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_84__83 $end
|
|
$var wire 1 Y$ X $end
|
|
$var wire 1 2$ A $end
|
|
$var supply1 1 PK VPWR $end
|
|
$var supply0 1 QK VGND $end
|
|
$var supply1 1 RK VPB $end
|
|
$var supply0 1 SK VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 Y$ X $end
|
|
$var wire 1 2$ A $end
|
|
$var wire 1 TK buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module FTB_85__84 $end
|
|
$var wire 1 z$ X $end
|
|
$var wire 1 $ A $end
|
|
$var supply1 1 UK VPWR $end
|
|
$var supply0 1 VK VGND $end
|
|
$var supply1 1 WK VPB $end
|
|
$var supply0 1 XK VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 z$ X $end
|
|
$var wire 1 $ A $end
|
|
$var wire 1 YK buf0_out_X $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module optlc_176 $end
|
|
$var wire 1 (' HI $end
|
|
$var wire 1 E( LO $end
|
|
$var supply1 1 ZK VPWR $end
|
|
$var supply0 1 [K VGND $end
|
|
$var supply1 1 \K VPB $end
|
|
$var supply0 1 ]K VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 (' HI $end
|
|
$var wire 1 E( LO $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module optlc_178 $end
|
|
$var wire 1 R' HI $end
|
|
$var wire 1 F( LO $end
|
|
$var supply1 1 ^K VPWR $end
|
|
$var supply0 1 _K VGND $end
|
|
$var supply1 1 `K VPB $end
|
|
$var supply0 1 aK VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 R' HI $end
|
|
$var wire 1 F( LO $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module optlc_181 $end
|
|
$var wire 1 p' HI $end
|
|
$var wire 1 G( LO $end
|
|
$var supply1 1 bK VPWR $end
|
|
$var supply0 1 cK VGND $end
|
|
$var supply1 1 dK VPB $end
|
|
$var supply0 1 eK VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 p' HI $end
|
|
$var wire 1 G( LO $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module optlc_184 $end
|
|
$var wire 1 1' HI $end
|
|
$var wire 1 H( LO $end
|
|
$var supply1 1 fK VPWR $end
|
|
$var supply0 1 gK VGND $end
|
|
$var supply1 1 hK VPB $end
|
|
$var supply0 1 iK VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 1' HI $end
|
|
$var wire 1 H( LO $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module optlc_186 $end
|
|
$var wire 1 }& HI $end
|
|
$var wire 1 I( LO $end
|
|
$var supply1 1 jK VPWR $end
|
|
$var supply0 1 kK VGND $end
|
|
$var supply1 1 lK VPB $end
|
|
$var supply0 1 mK VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 }& HI $end
|
|
$var wire 1 I( LO $end
|
|
$upscope $end
|
|
$upscope $end
|
|
|
|
$scope module optlc_188 $end
|
|
$var wire 1 Y' HI $end
|
|
$var wire 1 J( LO $end
|
|
$var supply1 1 nK VPWR $end
|
|
$var supply0 1 oK VGND $end
|
|
$var supply1 1 pK VPB $end
|
|
$var supply0 1 qK VNB $end
|
|
|
|
$scope module base $end
|
|
$var wire 1 Y' HI $end
|
|
$var wire 1 J( LO $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$enddefinitions $end
|
|
#0
|
|
$dumpvars
|
|
z#
|
|
z<$
|
|
zH#
|
|
1"
|
|
0!
|
|
xz$
|
|
0K#
|
|
0}$
|
|
0~$
|
|
x"%
|
|
x!%
|
|
x$%
|
|
x#%
|
|
x&%
|
|
x%%
|
|
x(%
|
|
x'%
|
|
x*%
|
|
x)%
|
|
x,%
|
|
x+%
|
|
x.%
|
|
x-%
|
|
x0%
|
|
x/%
|
|
x2%
|
|
x1%
|
|
x4%
|
|
x3%
|
|
x6%
|
|
x5%
|
|
x8%
|
|
x7%
|
|
x:%
|
|
x9%
|
|
x<%
|
|
x;%
|
|
x>%
|
|
x=%
|
|
x@%
|
|
x?%
|
|
xB%
|
|
xA%
|
|
xD%
|
|
xC%
|
|
xF%
|
|
xE%
|
|
xH%
|
|
xG%
|
|
xJ%
|
|
xI%
|
|
xL%
|
|
xK%
|
|
xN%
|
|
xM%
|
|
xP%
|
|
xO%
|
|
xR%
|
|
xQ%
|
|
xT%
|
|
xS%
|
|
xV%
|
|
xU%
|
|
xX%
|
|
xW%
|
|
xZ%
|
|
xY%
|
|
x\%
|
|
x[%
|
|
x^%
|
|
x]%
|
|
x`%
|
|
x_%
|
|
xb%
|
|
xa%
|
|
xd%
|
|
xc%
|
|
xf%
|
|
xe%
|
|
xh%
|
|
xg%
|
|
xj%
|
|
xi%
|
|
xk%
|
|
xl%
|
|
xm%
|
|
xn%
|
|
xo%
|
|
xp%
|
|
xq%
|
|
xr%
|
|
xs%
|
|
xt%
|
|
xu%
|
|
xv%
|
|
xw%
|
|
xx%
|
|
xy%
|
|
xz%
|
|
x{%
|
|
x|%
|
|
x}%
|
|
x~%
|
|
x!&
|
|
x"&
|
|
x#&
|
|
x$&
|
|
x%&
|
|
x&&
|
|
x'&
|
|
x(&
|
|
x)&
|
|
x*&
|
|
x+&
|
|
x,&
|
|
x-&
|
|
x.&
|
|
x/&
|
|
x0&
|
|
x2&
|
|
x1&
|
|
x4&
|
|
x3&
|
|
x6&
|
|
x5&
|
|
x8&
|
|
x7&
|
|
x9&
|
|
x:&
|
|
x;&
|
|
x<&
|
|
x@&
|
|
x?&
|
|
x>&
|
|
x=&
|
|
xD&
|
|
xC&
|
|
xB&
|
|
xA&
|
|
xH&
|
|
xG&
|
|
xF&
|
|
xE&
|
|
xL&
|
|
xK&
|
|
xJ&
|
|
xI&
|
|
xP&
|
|
xO&
|
|
xN&
|
|
xM&
|
|
xT&
|
|
xS&
|
|
xR&
|
|
xQ&
|
|
xX&
|
|
xW&
|
|
xV&
|
|
xU&
|
|
x\&
|
|
x[&
|
|
xZ&
|
|
xY&
|
|
x`&
|
|
x_&
|
|
x^&
|
|
x]&
|
|
xd&
|
|
xc&
|
|
xb&
|
|
xa&
|
|
xh&
|
|
xg&
|
|
xf&
|
|
xe&
|
|
xl&
|
|
xk&
|
|
xj&
|
|
xi&
|
|
xm&
|
|
xn&
|
|
xo&
|
|
xp&
|
|
xq&
|
|
xr&
|
|
xs&
|
|
xt&
|
|
xu&
|
|
xv&
|
|
xw&
|
|
xx&
|
|
zy&
|
|
zz&
|
|
z{&
|
|
z|&
|
|
1}&
|
|
xM(
|
|
xL(
|
|
xK(
|
|
xP(
|
|
xO(
|
|
xN(
|
|
xS(
|
|
xR(
|
|
xQ(
|
|
xV(
|
|
xU(
|
|
xT(
|
|
xW(
|
|
xX(
|
|
1[(
|
|
0\(
|
|
1](
|
|
0^(
|
|
x_(
|
|
1`(
|
|
0a(
|
|
1b(
|
|
0c(
|
|
xd(
|
|
1e(
|
|
0f(
|
|
1g(
|
|
0h(
|
|
xi(
|
|
1j(
|
|
0k(
|
|
1l(
|
|
0m(
|
|
xn(
|
|
1o(
|
|
0p(
|
|
1q(
|
|
0r(
|
|
xs(
|
|
1t(
|
|
0u(
|
|
1v(
|
|
0w(
|
|
xx(
|
|
1y(
|
|
0z(
|
|
1{(
|
|
0|(
|
|
x}(
|
|
1~(
|
|
0!)
|
|
1")
|
|
0#)
|
|
x$)
|
|
1%)
|
|
0&)
|
|
1')
|
|
0()
|
|
x))
|
|
1*)
|
|
0+)
|
|
1,)
|
|
0-)
|
|
x.)
|
|
1/)
|
|
00)
|
|
11)
|
|
02)
|
|
x3)
|
|
14)
|
|
05)
|
|
16)
|
|
07)
|
|
x8)
|
|
x9)
|
|
x:)
|
|
x;)
|
|
zY(
|
|
x<)
|
|
x=)
|
|
0>)
|
|
xZ(
|
|
1?)
|
|
0@)
|
|
1A)
|
|
0B)
|
|
xC)
|
|
1D)
|
|
0E)
|
|
1F)
|
|
0G)
|
|
xH)
|
|
z~&
|
|
z!'
|
|
z"'
|
|
z#'
|
|
xK)
|
|
xJ)
|
|
xI)
|
|
xN)
|
|
xM)
|
|
xL)
|
|
xQ)
|
|
xP)
|
|
xO)
|
|
xT)
|
|
xS)
|
|
xR)
|
|
xU)
|
|
xV)
|
|
1Y)
|
|
0Z)
|
|
1[)
|
|
0\)
|
|
x])
|
|
1^)
|
|
0_)
|
|
1`)
|
|
0a)
|
|
xb)
|
|
1c)
|
|
0d)
|
|
1e)
|
|
0f)
|
|
xg)
|
|
1h)
|
|
0i)
|
|
1j)
|
|
0k)
|
|
xl)
|
|
1m)
|
|
0n)
|
|
1o)
|
|
0p)
|
|
xq)
|
|
1r)
|
|
0s)
|
|
1t)
|
|
0u)
|
|
xv)
|
|
1w)
|
|
0x)
|
|
1y)
|
|
0z)
|
|
x{)
|
|
1|)
|
|
0})
|
|
1~)
|
|
0!*
|
|
x"*
|
|
1#*
|
|
0$*
|
|
1%*
|
|
0&*
|
|
x'*
|
|
1(*
|
|
0)*
|
|
1**
|
|
0+*
|
|
x,*
|
|
1-*
|
|
0.*
|
|
1/*
|
|
00*
|
|
x1*
|
|
12*
|
|
03*
|
|
14*
|
|
05*
|
|
x6*
|
|
x7*
|
|
x8*
|
|
x9*
|
|
zW)
|
|
x:*
|
|
x;*
|
|
0<*
|
|
xX)
|
|
1=*
|
|
0>*
|
|
1?*
|
|
0@*
|
|
xA*
|
|
1B*
|
|
0C*
|
|
1D*
|
|
0E*
|
|
xF*
|
|
z$'
|
|
z%'
|
|
z&'
|
|
z''
|
|
1('
|
|
xI*
|
|
xH*
|
|
xG*
|
|
xL*
|
|
xK*
|
|
xJ*
|
|
xO*
|
|
xN*
|
|
xM*
|
|
xR*
|
|
xQ*
|
|
xP*
|
|
xS*
|
|
xT*
|
|
1V*
|
|
0W*
|
|
1X*
|
|
0Y*
|
|
xZ*
|
|
1[*
|
|
0\*
|
|
1]*
|
|
0^*
|
|
x_*
|
|
1`*
|
|
0a*
|
|
1b*
|
|
0c*
|
|
xd*
|
|
1e*
|
|
0f*
|
|
1g*
|
|
0h*
|
|
xi*
|
|
1j*
|
|
0k*
|
|
1l*
|
|
0m*
|
|
xn*
|
|
1o*
|
|
0p*
|
|
1q*
|
|
0r*
|
|
xs*
|
|
1t*
|
|
0u*
|
|
1v*
|
|
0w*
|
|
xx*
|
|
1y*
|
|
0z*
|
|
1{*
|
|
0|*
|
|
x}*
|
|
1~*
|
|
0!+
|
|
1"+
|
|
0#+
|
|
x$+
|
|
1%+
|
|
0&+
|
|
1'+
|
|
0(+
|
|
x)+
|
|
1*+
|
|
0++
|
|
1,+
|
|
0-+
|
|
x.+
|
|
1/+
|
|
00+
|
|
11+
|
|
02+
|
|
x3+
|
|
x4+
|
|
x5+
|
|
x6+
|
|
zU*
|
|
x7+
|
|
x8+
|
|
09+
|
|
1:+
|
|
0;+
|
|
1<+
|
|
0=+
|
|
x>+
|
|
z)'
|
|
z*'
|
|
z+'
|
|
z,'
|
|
xA+
|
|
x@+
|
|
x?+
|
|
xD+
|
|
xC+
|
|
xB+
|
|
xG+
|
|
xF+
|
|
xE+
|
|
xJ+
|
|
xI+
|
|
xH+
|
|
xK+
|
|
xL+
|
|
1O+
|
|
0P+
|
|
1Q+
|
|
0R+
|
|
xS+
|
|
1T+
|
|
0U+
|
|
1V+
|
|
0W+
|
|
xX+
|
|
1Y+
|
|
0Z+
|
|
1[+
|
|
0\+
|
|
x]+
|
|
1^+
|
|
0_+
|
|
1`+
|
|
0a+
|
|
xb+
|
|
1c+
|
|
0d+
|
|
1e+
|
|
0f+
|
|
xg+
|
|
1h+
|
|
0i+
|
|
1j+
|
|
0k+
|
|
xl+
|
|
1m+
|
|
0n+
|
|
1o+
|
|
0p+
|
|
xq+
|
|
1r+
|
|
0s+
|
|
1t+
|
|
0u+
|
|
xv+
|
|
1w+
|
|
0x+
|
|
1y+
|
|
0z+
|
|
x{+
|
|
1|+
|
|
0}+
|
|
1~+
|
|
0!,
|
|
x",
|
|
1#,
|
|
0$,
|
|
1%,
|
|
0&,
|
|
x',
|
|
1(,
|
|
0),
|
|
1*,
|
|
0+,
|
|
x,,
|
|
x-,
|
|
x.,
|
|
x/,
|
|
zM+
|
|
x0,
|
|
x1,
|
|
02,
|
|
xN+
|
|
13,
|
|
04,
|
|
15,
|
|
06,
|
|
x7,
|
|
18,
|
|
09,
|
|
1:,
|
|
0;,
|
|
x<,
|
|
z-'
|
|
z.'
|
|
z/'
|
|
z0'
|
|
11'
|
|
x?,
|
|
x>,
|
|
x=,
|
|
xB,
|
|
xA,
|
|
x@,
|
|
xE,
|
|
xD,
|
|
xC,
|
|
xH,
|
|
xG,
|
|
xF,
|
|
xI,
|
|
xJ,
|
|
1M,
|
|
0N,
|
|
1O,
|
|
0P,
|
|
xQ,
|
|
1R,
|
|
0S,
|
|
1T,
|
|
0U,
|
|
xV,
|
|
1W,
|
|
0X,
|
|
1Y,
|
|
0Z,
|
|
x[,
|
|
1\,
|
|
0],
|
|
1^,
|
|
0_,
|
|
x`,
|
|
1a,
|
|
0b,
|
|
1c,
|
|
0d,
|
|
xe,
|
|
1f,
|
|
0g,
|
|
1h,
|
|
0i,
|
|
xj,
|
|
1k,
|
|
0l,
|
|
1m,
|
|
0n,
|
|
xo,
|
|
1p,
|
|
0q,
|
|
1r,
|
|
0s,
|
|
xt,
|
|
1u,
|
|
0v,
|
|
1w,
|
|
0x,
|
|
xy,
|
|
1z,
|
|
0{,
|
|
1|,
|
|
0},
|
|
x~,
|
|
1!-
|
|
0"-
|
|
1#-
|
|
0$-
|
|
x%-
|
|
1&-
|
|
0'-
|
|
1(-
|
|
0)-
|
|
x*-
|
|
x+-
|
|
x,-
|
|
x--
|
|
zK,
|
|
x.-
|
|
x/-
|
|
00-
|
|
xL,
|
|
11-
|
|
02-
|
|
13-
|
|
04-
|
|
x5-
|
|
16-
|
|
07-
|
|
18-
|
|
09-
|
|
x:-
|
|
z2'
|
|
z3'
|
|
z4'
|
|
z5'
|
|
x=-
|
|
x<-
|
|
x;-
|
|
x@-
|
|
x?-
|
|
x>-
|
|
xC-
|
|
xB-
|
|
xA-
|
|
xF-
|
|
xE-
|
|
xD-
|
|
xG-
|
|
xH-
|
|
1K-
|
|
0L-
|
|
1M-
|
|
0N-
|
|
xO-
|
|
1P-
|
|
0Q-
|
|
1R-
|
|
0S-
|
|
xT-
|
|
1U-
|
|
0V-
|
|
1W-
|
|
0X-
|
|
xY-
|
|
1Z-
|
|
0[-
|
|
1\-
|
|
0]-
|
|
x^-
|
|
1_-
|
|
0`-
|
|
1a-
|
|
0b-
|
|
xc-
|
|
1d-
|
|
0e-
|
|
1f-
|
|
0g-
|
|
xh-
|
|
1i-
|
|
0j-
|
|
1k-
|
|
0l-
|
|
xm-
|
|
1n-
|
|
0o-
|
|
1p-
|
|
0q-
|
|
xr-
|
|
1s-
|
|
0t-
|
|
1u-
|
|
0v-
|
|
xw-
|
|
1x-
|
|
0y-
|
|
1z-
|
|
0{-
|
|
x|-
|
|
1}-
|
|
0~-
|
|
1!.
|
|
0".
|
|
x#.
|
|
1$.
|
|
0%.
|
|
1&.
|
|
0'.
|
|
x(.
|
|
x).
|
|
x*.
|
|
x+.
|
|
zI-
|
|
x,.
|
|
x-.
|
|
0..
|
|
xJ-
|
|
1/.
|
|
00.
|
|
11.
|
|
02.
|
|
x3.
|
|
14.
|
|
05.
|
|
16.
|
|
07.
|
|
x8.
|
|
z6'
|
|
z7'
|
|
z8'
|
|
z9'
|
|
x;.
|
|
x:.
|
|
x9.
|
|
x>.
|
|
x=.
|
|
x<.
|
|
xA.
|
|
x@.
|
|
x?.
|
|
xD.
|
|
xC.
|
|
xB.
|
|
xE.
|
|
xF.
|
|
1I.
|
|
0J.
|
|
1K.
|
|
0L.
|
|
xM.
|
|
1N.
|
|
0O.
|
|
1P.
|
|
0Q.
|
|
xR.
|
|
1S.
|
|
0T.
|
|
1U.
|
|
0V.
|
|
xW.
|
|
1X.
|
|
0Y.
|
|
1Z.
|
|
0[.
|
|
x\.
|
|
1].
|
|
0^.
|
|
1_.
|
|
0`.
|
|
xa.
|
|
1b.
|
|
0c.
|
|
1d.
|
|
0e.
|
|
xf.
|
|
1g.
|
|
0h.
|
|
1i.
|
|
0j.
|
|
xk.
|
|
1l.
|
|
0m.
|
|
1n.
|
|
0o.
|
|
xp.
|
|
1q.
|
|
0r.
|
|
1s.
|
|
0t.
|
|
xu.
|
|
1v.
|
|
0w.
|
|
1x.
|
|
0y.
|
|
xz.
|
|
1{.
|
|
0|.
|
|
1}.
|
|
0~.
|
|
x!/
|
|
1"/
|
|
0#/
|
|
1$/
|
|
0%/
|
|
x&/
|
|
x'/
|
|
x(/
|
|
x)/
|
|
zG.
|
|
x*/
|
|
x+/
|
|
0,/
|
|
xH.
|
|
1-/
|
|
0./
|
|
1//
|
|
00/
|
|
x1/
|
|
12/
|
|
03/
|
|
14/
|
|
05/
|
|
x6/
|
|
z:'
|
|
z;'
|
|
z<'
|
|
z='
|
|
x9/
|
|
x8/
|
|
x7/
|
|
x</
|
|
x;/
|
|
x:/
|
|
x?/
|
|
x>/
|
|
x=/
|
|
xB/
|
|
xA/
|
|
x@/
|
|
xC/
|
|
xD/
|
|
1G/
|
|
0H/
|
|
1I/
|
|
0J/
|
|
xK/
|
|
1L/
|
|
0M/
|
|
1N/
|
|
0O/
|
|
xP/
|
|
1Q/
|
|
0R/
|
|
1S/
|
|
0T/
|
|
xU/
|
|
1V/
|
|
0W/
|
|
1X/
|
|
0Y/
|
|
xZ/
|
|
1[/
|
|
0\/
|
|
1]/
|
|
0^/
|
|
x_/
|
|
1`/
|
|
0a/
|
|
1b/
|
|
0c/
|
|
xd/
|
|
1e/
|
|
0f/
|
|
1g/
|
|
0h/
|
|
xi/
|
|
1j/
|
|
0k/
|
|
1l/
|
|
0m/
|
|
xn/
|
|
1o/
|
|
0p/
|
|
1q/
|
|
0r/
|
|
xs/
|
|
1t/
|
|
0u/
|
|
1v/
|
|
0w/
|
|
xx/
|
|
1y/
|
|
0z/
|
|
1{/
|
|
0|/
|
|
x}/
|
|
1~/
|
|
0!0
|
|
1"0
|
|
0#0
|
|
x$0
|
|
x%0
|
|
x&0
|
|
x'0
|
|
zE/
|
|
x(0
|
|
x)0
|
|
0*0
|
|
xF/
|
|
1+0
|
|
0,0
|
|
1-0
|
|
0.0
|
|
x/0
|
|
100
|
|
010
|
|
120
|
|
030
|
|
x40
|
|
z>'
|
|
z?'
|
|
z@'
|
|
zA'
|
|
x70
|
|
x60
|
|
x50
|
|
x:0
|
|
x90
|
|
x80
|
|
x=0
|
|
x<0
|
|
x;0
|
|
x@0
|
|
x?0
|
|
x>0
|
|
xA0
|
|
xB0
|
|
1E0
|
|
0F0
|
|
1G0
|
|
0H0
|
|
xI0
|
|
1J0
|
|
0K0
|
|
1L0
|
|
0M0
|
|
xN0
|
|
1O0
|
|
0P0
|
|
1Q0
|
|
0R0
|
|
xS0
|
|
1T0
|
|
0U0
|
|
1V0
|
|
0W0
|
|
xX0
|
|
1Y0
|
|
0Z0
|
|
1[0
|
|
0\0
|
|
x]0
|
|
1^0
|
|
0_0
|
|
1`0
|
|
0a0
|
|
xb0
|
|
1c0
|
|
0d0
|
|
1e0
|
|
0f0
|
|
xg0
|
|
1h0
|
|
0i0
|
|
1j0
|
|
0k0
|
|
xl0
|
|
1m0
|
|
0n0
|
|
1o0
|
|
0p0
|
|
xq0
|
|
1r0
|
|
0s0
|
|
1t0
|
|
0u0
|
|
xv0
|
|
1w0
|
|
0x0
|
|
1y0
|
|
0z0
|
|
x{0
|
|
1|0
|
|
0}0
|
|
1~0
|
|
0!1
|
|
x"1
|
|
x#1
|
|
x$1
|
|
x%1
|
|
zC0
|
|
x&1
|
|
x'1
|
|
0(1
|
|
xD0
|
|
1)1
|
|
0*1
|
|
1+1
|
|
0,1
|
|
x-1
|
|
1.1
|
|
0/1
|
|
101
|
|
011
|
|
x21
|
|
zB'
|
|
zC'
|
|
zD'
|
|
zE'
|
|
x51
|
|
x41
|
|
x31
|
|
x81
|
|
x71
|
|
x61
|
|
x;1
|
|
x:1
|
|
x91
|
|
x>1
|
|
x=1
|
|
x<1
|
|
x?1
|
|
x@1
|
|
1C1
|
|
0D1
|
|
1E1
|
|
0F1
|
|
xG1
|
|
1H1
|
|
0I1
|
|
1J1
|
|
0K1
|
|
xL1
|
|
1M1
|
|
0N1
|
|
1O1
|
|
0P1
|
|
xQ1
|
|
1R1
|
|
0S1
|
|
1T1
|
|
0U1
|
|
xV1
|
|
1W1
|
|
0X1
|
|
1Y1
|
|
0Z1
|
|
x[1
|
|
1\1
|
|
0]1
|
|
1^1
|
|
0_1
|
|
x`1
|
|
1a1
|
|
0b1
|
|
1c1
|
|
0d1
|
|
xe1
|
|
1f1
|
|
0g1
|
|
1h1
|
|
0i1
|
|
xj1
|
|
1k1
|
|
0l1
|
|
1m1
|
|
0n1
|
|
xo1
|
|
1p1
|
|
0q1
|
|
1r1
|
|
0s1
|
|
xt1
|
|
1u1
|
|
0v1
|
|
1w1
|
|
0x1
|
|
xy1
|
|
1z1
|
|
0{1
|
|
1|1
|
|
0}1
|
|
x~1
|
|
x!2
|
|
x"2
|
|
x#2
|
|
zA1
|
|
x$2
|
|
x%2
|
|
0&2
|
|
xB1
|
|
1'2
|
|
0(2
|
|
1)2
|
|
0*2
|
|
x+2
|
|
1,2
|
|
0-2
|
|
1.2
|
|
0/2
|
|
x02
|
|
zF'
|
|
zG'
|
|
zH'
|
|
zI'
|
|
x32
|
|
x22
|
|
x12
|
|
x62
|
|
x52
|
|
x42
|
|
x92
|
|
x82
|
|
x72
|
|
x<2
|
|
x;2
|
|
x:2
|
|
x=2
|
|
x>2
|
|
1A2
|
|
0B2
|
|
1C2
|
|
0D2
|
|
xE2
|
|
1F2
|
|
0G2
|
|
1H2
|
|
0I2
|
|
xJ2
|
|
1K2
|
|
0L2
|
|
1M2
|
|
0N2
|
|
xO2
|
|
1P2
|
|
0Q2
|
|
1R2
|
|
0S2
|
|
xT2
|
|
1U2
|
|
0V2
|
|
1W2
|
|
0X2
|
|
xY2
|
|
1Z2
|
|
0[2
|
|
1\2
|
|
0]2
|
|
x^2
|
|
1_2
|
|
0`2
|
|
1a2
|
|
0b2
|
|
xc2
|
|
1d2
|
|
0e2
|
|
1f2
|
|
0g2
|
|
xh2
|
|
1i2
|
|
0j2
|
|
1k2
|
|
0l2
|
|
xm2
|
|
1n2
|
|
0o2
|
|
1p2
|
|
0q2
|
|
xr2
|
|
1s2
|
|
0t2
|
|
1u2
|
|
0v2
|
|
xw2
|
|
1x2
|
|
0y2
|
|
1z2
|
|
0{2
|
|
x|2
|
|
x}2
|
|
x~2
|
|
x!3
|
|
z?2
|
|
x"3
|
|
x#3
|
|
0$3
|
|
x@2
|
|
1%3
|
|
0&3
|
|
1'3
|
|
0(3
|
|
x)3
|
|
1*3
|
|
0+3
|
|
1,3
|
|
0-3
|
|
x.3
|
|
zJ'
|
|
zK'
|
|
zL'
|
|
zM'
|
|
x13
|
|
x03
|
|
x/3
|
|
x43
|
|
x33
|
|
x23
|
|
x73
|
|
x63
|
|
x53
|
|
x:3
|
|
x93
|
|
x83
|
|
x;3
|
|
x<3
|
|
1?3
|
|
0@3
|
|
1A3
|
|
0B3
|
|
xC3
|
|
1D3
|
|
0E3
|
|
1F3
|
|
0G3
|
|
xH3
|
|
1I3
|
|
0J3
|
|
1K3
|
|
0L3
|
|
xM3
|
|
1N3
|
|
0O3
|
|
1P3
|
|
0Q3
|
|
xR3
|
|
1S3
|
|
0T3
|
|
1U3
|
|
0V3
|
|
xW3
|
|
1X3
|
|
0Y3
|
|
1Z3
|
|
0[3
|
|
x\3
|
|
1]3
|
|
0^3
|
|
1_3
|
|
0`3
|
|
xa3
|
|
1b3
|
|
0c3
|
|
1d3
|
|
0e3
|
|
xf3
|
|
1g3
|
|
0h3
|
|
1i3
|
|
0j3
|
|
xk3
|
|
1l3
|
|
0m3
|
|
1n3
|
|
0o3
|
|
xp3
|
|
1q3
|
|
0r3
|
|
1s3
|
|
0t3
|
|
xu3
|
|
1v3
|
|
0w3
|
|
1x3
|
|
0y3
|
|
xz3
|
|
x{3
|
|
x|3
|
|
x}3
|
|
z=3
|
|
x~3
|
|
x!4
|
|
0"4
|
|
x>3
|
|
1#4
|
|
0$4
|
|
1%4
|
|
0&4
|
|
x'4
|
|
1(4
|
|
0)4
|
|
1*4
|
|
0+4
|
|
x,4
|
|
x-4
|
|
134
|
|
044
|
|
154
|
|
064
|
|
x74
|
|
184
|
|
194
|
|
0:4
|
|
1;4
|
|
0<4
|
|
x=4
|
|
1>4
|
|
1?4
|
|
0@4
|
|
1A4
|
|
0B4
|
|
xC4
|
|
1D4
|
|
1E4
|
|
0F4
|
|
1G4
|
|
0H4
|
|
xI4
|
|
1J4
|
|
1K4
|
|
0L4
|
|
1M4
|
|
0N4
|
|
xO4
|
|
x.4
|
|
1P4
|
|
0Q4
|
|
1R4
|
|
0S4
|
|
xT4
|
|
x/4
|
|
x04
|
|
1U4
|
|
0V4
|
|
1W4
|
|
0X4
|
|
xY4
|
|
x14
|
|
1Z4
|
|
0[4
|
|
1\4
|
|
0]4
|
|
x^4
|
|
1_4
|
|
0`4
|
|
1a4
|
|
0b4
|
|
xc4
|
|
x24
|
|
1d4
|
|
0e4
|
|
1f4
|
|
0g4
|
|
xh4
|
|
1i4
|
|
0j4
|
|
1k4
|
|
0l4
|
|
xm4
|
|
1n4
|
|
0o4
|
|
1p4
|
|
0q4
|
|
xr4
|
|
1s4
|
|
1t4
|
|
0u4
|
|
1v4
|
|
0w4
|
|
xx4
|
|
1y4
|
|
1z4
|
|
0{4
|
|
1|4
|
|
0}4
|
|
x~4
|
|
1!5
|
|
1"5
|
|
0#5
|
|
1$5
|
|
0%5
|
|
x&5
|
|
1'5
|
|
1(5
|
|
0)5
|
|
1*5
|
|
0+5
|
|
x,5
|
|
1-5
|
|
0.5
|
|
1/5
|
|
005
|
|
x15
|
|
125
|
|
135
|
|
045
|
|
155
|
|
065
|
|
x75
|
|
185
|
|
195
|
|
0:5
|
|
1;5
|
|
0<5
|
|
x=5
|
|
1>5
|
|
1?5
|
|
0@5
|
|
1A5
|
|
0B5
|
|
xC5
|
|
1D5
|
|
1E5
|
|
0F5
|
|
1G5
|
|
0H5
|
|
xI5
|
|
1J5
|
|
0K5
|
|
1L5
|
|
0M5
|
|
xN5
|
|
1O5
|
|
1P5
|
|
0Q5
|
|
1R5
|
|
0S5
|
|
xT5
|
|
1U5
|
|
1V5
|
|
0W5
|
|
1X5
|
|
0Y5
|
|
xZ5
|
|
1[5
|
|
1\5
|
|
0]5
|
|
1^5
|
|
0_5
|
|
x`5
|
|
1a5
|
|
1b5
|
|
0c5
|
|
1d5
|
|
0e5
|
|
xf5
|
|
1g5
|
|
0h5
|
|
1i5
|
|
0j5
|
|
xk5
|
|
1l5
|
|
1m5
|
|
0n5
|
|
1o5
|
|
0p5
|
|
xq5
|
|
1r5
|
|
1s5
|
|
0t5
|
|
1u5
|
|
0v5
|
|
xw5
|
|
1x5
|
|
1y5
|
|
0z5
|
|
1{5
|
|
0|5
|
|
x}5
|
|
1~5
|
|
1!6
|
|
0"6
|
|
1#6
|
|
0$6
|
|
x%6
|
|
1&6
|
|
0'6
|
|
1(6
|
|
0)6
|
|
x*6
|
|
1+6
|
|
1,6
|
|
0-6
|
|
1.6
|
|
0/6
|
|
x06
|
|
116
|
|
126
|
|
036
|
|
146
|
|
056
|
|
x66
|
|
176
|
|
186
|
|
096
|
|
1:6
|
|
0;6
|
|
x<6
|
|
1=6
|
|
1>6
|
|
0?6
|
|
1@6
|
|
0A6
|
|
xB6
|
|
1C6
|
|
0D6
|
|
1E6
|
|
0F6
|
|
xG6
|
|
1H6
|
|
1I6
|
|
0J6
|
|
1K6
|
|
0L6
|
|
xM6
|
|
1N6
|
|
1O6
|
|
0P6
|
|
1Q6
|
|
0R6
|
|
xS6
|
|
1T6
|
|
1U6
|
|
0V6
|
|
1W6
|
|
0X6
|
|
xY6
|
|
1Z6
|
|
1[6
|
|
0\6
|
|
1]6
|
|
0^6
|
|
x_6
|
|
1`6
|
|
0a6
|
|
1b6
|
|
0c6
|
|
xd6
|
|
1e6
|
|
1f6
|
|
0g6
|
|
1h6
|
|
0i6
|
|
xj6
|
|
1k6
|
|
1l6
|
|
0m6
|
|
1n6
|
|
0o6
|
|
xp6
|
|
1q6
|
|
1r6
|
|
0s6
|
|
1t6
|
|
0u6
|
|
xv6
|
|
1w6
|
|
1x6
|
|
0y6
|
|
1z6
|
|
0{6
|
|
x|6
|
|
1}6
|
|
0~6
|
|
1!7
|
|
0"7
|
|
x#7
|
|
1$7
|
|
1%7
|
|
0&7
|
|
1'7
|
|
0(7
|
|
x)7
|
|
1*7
|
|
1+7
|
|
0,7
|
|
1-7
|
|
0.7
|
|
x/7
|
|
107
|
|
117
|
|
027
|
|
137
|
|
047
|
|
x57
|
|
167
|
|
177
|
|
087
|
|
197
|
|
0:7
|
|
x;7
|
|
1<7
|
|
0=7
|
|
1>7
|
|
0?7
|
|
x@7
|
|
1A7
|
|
1B7
|
|
0C7
|
|
1D7
|
|
0E7
|
|
xF7
|
|
1G7
|
|
1H7
|
|
0I7
|
|
1J7
|
|
0K7
|
|
xL7
|
|
1M7
|
|
1N7
|
|
0O7
|
|
1P7
|
|
0Q7
|
|
xR7
|
|
1S7
|
|
1T7
|
|
0U7
|
|
1V7
|
|
0W7
|
|
xX7
|
|
1Y7
|
|
0Z7
|
|
1[7
|
|
0\7
|
|
x]7
|
|
1^7
|
|
1_7
|
|
0`7
|
|
1a7
|
|
0b7
|
|
xc7
|
|
1d7
|
|
1e7
|
|
0f7
|
|
1g7
|
|
0h7
|
|
xi7
|
|
1j7
|
|
1k7
|
|
0l7
|
|
1m7
|
|
0n7
|
|
xo7
|
|
1p7
|
|
1q7
|
|
0r7
|
|
1s7
|
|
0t7
|
|
xu7
|
|
1v7
|
|
0w7
|
|
1x7
|
|
0y7
|
|
xz7
|
|
1{7
|
|
1|7
|
|
0}7
|
|
1~7
|
|
0!8
|
|
x"8
|
|
1#8
|
|
1$8
|
|
0%8
|
|
1&8
|
|
0'8
|
|
x(8
|
|
1)8
|
|
1*8
|
|
0+8
|
|
1,8
|
|
0-8
|
|
x.8
|
|
1/8
|
|
108
|
|
018
|
|
128
|
|
038
|
|
x48
|
|
zN'
|
|
zO'
|
|
x58
|
|
x68
|
|
z78
|
|
1:8
|
|
0;8
|
|
1<8
|
|
0=8
|
|
x>8
|
|
z88
|
|
z98
|
|
1?8
|
|
0@8
|
|
1A8
|
|
0B8
|
|
xC8
|
|
1D8
|
|
0E8
|
|
1F8
|
|
0G8
|
|
xH8
|
|
zP'
|
|
zQ'
|
|
1R'
|
|
xI8
|
|
xJ8
|
|
zK8
|
|
1N8
|
|
0O8
|
|
1P8
|
|
0Q8
|
|
xR8
|
|
zL8
|
|
zM8
|
|
1S8
|
|
0T8
|
|
1U8
|
|
0V8
|
|
xW8
|
|
1X8
|
|
0Y8
|
|
1Z8
|
|
0[8
|
|
x\8
|
|
zS'
|
|
zT'
|
|
x]8
|
|
x^8
|
|
z_8
|
|
1c8
|
|
0d8
|
|
1e8
|
|
0f8
|
|
xg8
|
|
z`8
|
|
za8
|
|
1h8
|
|
0i8
|
|
1j8
|
|
0k8
|
|
xl8
|
|
xb8
|
|
1m8
|
|
0n8
|
|
1o8
|
|
0p8
|
|
xq8
|
|
1r8
|
|
0s8
|
|
1t8
|
|
0u8
|
|
xv8
|
|
zU'
|
|
zV'
|
|
xw8
|
|
xx8
|
|
1|8
|
|
0}8
|
|
1~8
|
|
0!9
|
|
x"9
|
|
zy8
|
|
1#9
|
|
0$9
|
|
1%9
|
|
0&9
|
|
x'9
|
|
zz8
|
|
z{8
|
|
1(9
|
|
0)9
|
|
1*9
|
|
0+9
|
|
x,9
|
|
zW'
|
|
zX'
|
|
1Y'
|
|
x-9
|
|
x.9
|
|
z/9
|
|
139
|
|
049
|
|
159
|
|
069
|
|
x79
|
|
z09
|
|
z19
|
|
189
|
|
099
|
|
1:9
|
|
0;9
|
|
x<9
|
|
x29
|
|
1=9
|
|
0>9
|
|
1?9
|
|
0@9
|
|
xA9
|
|
1B9
|
|
0C9
|
|
1D9
|
|
0E9
|
|
xF9
|
|
zZ'
|
|
z['
|
|
xG9
|
|
xH9
|
|
zI9
|
|
1M9
|
|
0N9
|
|
1O9
|
|
0P9
|
|
xQ9
|
|
zJ9
|
|
zK9
|
|
1R9
|
|
0S9
|
|
1T9
|
|
0U9
|
|
xV9
|
|
xL9
|
|
1W9
|
|
0X9
|
|
1Y9
|
|
0Z9
|
|
x[9
|
|
1\9
|
|
0]9
|
|
1^9
|
|
0_9
|
|
x`9
|
|
z\'
|
|
z]'
|
|
xa9
|
|
xb9
|
|
zc9
|
|
1g9
|
|
0h9
|
|
1i9
|
|
0j9
|
|
xk9
|
|
zd9
|
|
ze9
|
|
1l9
|
|
0m9
|
|
1n9
|
|
0o9
|
|
xp9
|
|
xf9
|
|
1q9
|
|
0r9
|
|
1s9
|
|
0t9
|
|
xu9
|
|
1v9
|
|
0w9
|
|
1x9
|
|
0y9
|
|
xz9
|
|
z^'
|
|
z_'
|
|
x{9
|
|
x|9
|
|
z}9
|
|
1#:
|
|
0$:
|
|
1%:
|
|
0&:
|
|
x':
|
|
z~9
|
|
z!:
|
|
1(:
|
|
0):
|
|
1*:
|
|
0+:
|
|
x,:
|
|
x":
|
|
1-:
|
|
0.:
|
|
1/:
|
|
00:
|
|
x1:
|
|
12:
|
|
03:
|
|
14:
|
|
05:
|
|
x6:
|
|
z`'
|
|
za'
|
|
x7:
|
|
x8:
|
|
z9:
|
|
1=:
|
|
0>:
|
|
1?:
|
|
0@:
|
|
xA:
|
|
z::
|
|
z;:
|
|
1B:
|
|
0C:
|
|
1D:
|
|
0E:
|
|
xF:
|
|
x<:
|
|
1G:
|
|
0H:
|
|
1I:
|
|
0J:
|
|
xK:
|
|
1L:
|
|
0M:
|
|
1N:
|
|
0O:
|
|
xP:
|
|
zb'
|
|
zc'
|
|
xQ:
|
|
xR:
|
|
1V:
|
|
0W:
|
|
1X:
|
|
0Y:
|
|
xZ:
|
|
zS:
|
|
1[:
|
|
0\:
|
|
1]:
|
|
0^:
|
|
x_:
|
|
zT:
|
|
zU:
|
|
1`:
|
|
0a:
|
|
1b:
|
|
0c:
|
|
xd:
|
|
zd'
|
|
ze'
|
|
xe:
|
|
xf:
|
|
zg:
|
|
1k:
|
|
0l:
|
|
1m:
|
|
0n:
|
|
xo:
|
|
zh:
|
|
zi:
|
|
1p:
|
|
0q:
|
|
1r:
|
|
0s:
|
|
xt:
|
|
xj:
|
|
1u:
|
|
0v:
|
|
1w:
|
|
0x:
|
|
xy:
|
|
1z:
|
|
0{:
|
|
1|:
|
|
0}:
|
|
x~:
|
|
zf'
|
|
zg'
|
|
x!;
|
|
x";
|
|
z#;
|
|
1';
|
|
0(;
|
|
1);
|
|
0*;
|
|
x+;
|
|
z$;
|
|
z%;
|
|
1,;
|
|
0-;
|
|
1.;
|
|
0/;
|
|
x0;
|
|
x&;
|
|
11;
|
|
02;
|
|
13;
|
|
04;
|
|
x5;
|
|
16;
|
|
07;
|
|
18;
|
|
09;
|
|
x:;
|
|
zh'
|
|
zi'
|
|
x;;
|
|
x<;
|
|
z=;
|
|
1A;
|
|
0B;
|
|
1C;
|
|
0D;
|
|
xE;
|
|
z>;
|
|
z?;
|
|
1F;
|
|
0G;
|
|
1H;
|
|
0I;
|
|
xJ;
|
|
x@;
|
|
1K;
|
|
0L;
|
|
1M;
|
|
0N;
|
|
xO;
|
|
1P;
|
|
0Q;
|
|
1R;
|
|
0S;
|
|
xT;
|
|
zj'
|
|
zk'
|
|
xU;
|
|
xV;
|
|
zW;
|
|
1[;
|
|
0\;
|
|
1];
|
|
0^;
|
|
x_;
|
|
zX;
|
|
zY;
|
|
1`;
|
|
0a;
|
|
1b;
|
|
0c;
|
|
xd;
|
|
xZ;
|
|
1e;
|
|
0f;
|
|
1g;
|
|
0h;
|
|
xi;
|
|
1j;
|
|
0k;
|
|
1l;
|
|
0m;
|
|
xn;
|
|
zl'
|
|
zm'
|
|
xo;
|
|
xp;
|
|
zq;
|
|
1u;
|
|
0v;
|
|
1w;
|
|
0x;
|
|
xy;
|
|
zr;
|
|
zs;
|
|
1z;
|
|
0{;
|
|
1|;
|
|
0};
|
|
x~;
|
|
xt;
|
|
1!<
|
|
0"<
|
|
1#<
|
|
0$<
|
|
x%<
|
|
1&<
|
|
0'<
|
|
1(<
|
|
0)<
|
|
x*<
|
|
zn'
|
|
zo'
|
|
1p'
|
|
x+<
|
|
x,<
|
|
z-<
|
|
11<
|
|
02<
|
|
13<
|
|
04<
|
|
x5<
|
|
z.<
|
|
z/<
|
|
16<
|
|
07<
|
|
18<
|
|
09<
|
|
x:<
|
|
x0<
|
|
1;<
|
|
0<<
|
|
1=<
|
|
0><
|
|
x?<
|
|
1@<
|
|
0A<
|
|
1B<
|
|
0C<
|
|
xD<
|
|
zq'
|
|
zr'
|
|
xE<
|
|
xF<
|
|
zG<
|
|
1K<
|
|
0L<
|
|
1M<
|
|
0N<
|
|
xO<
|
|
zH<
|
|
zI<
|
|
1P<
|
|
0Q<
|
|
1R<
|
|
0S<
|
|
xT<
|
|
xJ<
|
|
1U<
|
|
0V<
|
|
1W<
|
|
0X<
|
|
xY<
|
|
1Z<
|
|
0[<
|
|
1\<
|
|
0]<
|
|
x^<
|
|
zs'
|
|
zt'
|
|
x_<
|
|
x`<
|
|
za<
|
|
1e<
|
|
0f<
|
|
1g<
|
|
0h<
|
|
xi<
|
|
zb<
|
|
zc<
|
|
1j<
|
|
0k<
|
|
1l<
|
|
0m<
|
|
xn<
|
|
xd<
|
|
1o<
|
|
0p<
|
|
1q<
|
|
0r<
|
|
xs<
|
|
1t<
|
|
0u<
|
|
1v<
|
|
0w<
|
|
xx<
|
|
zu'
|
|
zv'
|
|
xy<
|
|
xz<
|
|
z{<
|
|
1!=
|
|
0"=
|
|
1#=
|
|
0$=
|
|
x%=
|
|
z|<
|
|
z}<
|
|
1&=
|
|
0'=
|
|
1(=
|
|
0)=
|
|
x*=
|
|
x~<
|
|
1+=
|
|
0,=
|
|
1-=
|
|
0.=
|
|
x/=
|
|
10=
|
|
01=
|
|
12=
|
|
03=
|
|
x4=
|
|
zw'
|
|
zx'
|
|
x5=
|
|
x6=
|
|
z7=
|
|
1;=
|
|
0<=
|
|
1==
|
|
0>=
|
|
x?=
|
|
z8=
|
|
z9=
|
|
1@=
|
|
0A=
|
|
1B=
|
|
0C=
|
|
xD=
|
|
x:=
|
|
1E=
|
|
0F=
|
|
1G=
|
|
0H=
|
|
xI=
|
|
1J=
|
|
0K=
|
|
1L=
|
|
0M=
|
|
xN=
|
|
zy'
|
|
zz'
|
|
xO=
|
|
xP=
|
|
1T=
|
|
0U=
|
|
1V=
|
|
0W=
|
|
xX=
|
|
zQ=
|
|
1Y=
|
|
0Z=
|
|
1[=
|
|
0\=
|
|
x]=
|
|
zR=
|
|
zS=
|
|
1^=
|
|
0_=
|
|
1`=
|
|
0a=
|
|
xb=
|
|
z{'
|
|
z|'
|
|
xc=
|
|
xd=
|
|
ze=
|
|
1i=
|
|
0j=
|
|
1k=
|
|
0l=
|
|
xm=
|
|
zf=
|
|
zg=
|
|
1n=
|
|
0o=
|
|
1p=
|
|
0q=
|
|
xr=
|
|
xh=
|
|
1s=
|
|
0t=
|
|
1u=
|
|
0v=
|
|
xw=
|
|
1x=
|
|
0y=
|
|
1z=
|
|
0{=
|
|
x|=
|
|
z}'
|
|
z~'
|
|
x}=
|
|
x~=
|
|
1$>
|
|
0%>
|
|
1&>
|
|
0'>
|
|
x(>
|
|
z!>
|
|
1)>
|
|
0*>
|
|
1+>
|
|
0,>
|
|
x->
|
|
z">
|
|
z#>
|
|
1.>
|
|
0/>
|
|
10>
|
|
01>
|
|
x2>
|
|
z!(
|
|
z"(
|
|
x3>
|
|
x4>
|
|
z5>
|
|
19>
|
|
0:>
|
|
1;>
|
|
0<>
|
|
x=>
|
|
z6>
|
|
z7>
|
|
1>>
|
|
0?>
|
|
1@>
|
|
0A>
|
|
xB>
|
|
x8>
|
|
1C>
|
|
0D>
|
|
1E>
|
|
0F>
|
|
xG>
|
|
1H>
|
|
0I>
|
|
1J>
|
|
0K>
|
|
xL>
|
|
z#(
|
|
z$(
|
|
xM>
|
|
xN>
|
|
zO>
|
|
1S>
|
|
0T>
|
|
1U>
|
|
0V>
|
|
xW>
|
|
zP>
|
|
zQ>
|
|
1X>
|
|
0Y>
|
|
1Z>
|
|
0[>
|
|
x\>
|
|
xR>
|
|
1]>
|
|
0^>
|
|
1_>
|
|
0`>
|
|
xa>
|
|
1b>
|
|
0c>
|
|
1d>
|
|
0e>
|
|
xf>
|
|
z%(
|
|
z&(
|
|
xg>
|
|
xh>
|
|
zi>
|
|
1m>
|
|
0n>
|
|
1o>
|
|
0p>
|
|
xq>
|
|
zj>
|
|
zk>
|
|
1r>
|
|
0s>
|
|
1t>
|
|
0u>
|
|
xv>
|
|
xl>
|
|
1w>
|
|
0x>
|
|
1y>
|
|
0z>
|
|
x{>
|
|
1|>
|
|
0}>
|
|
1~>
|
|
0!?
|
|
x"?
|
|
z'(
|
|
z((
|
|
x#?
|
|
x$?
|
|
z%?
|
|
1)?
|
|
0*?
|
|
1+?
|
|
0,?
|
|
x-?
|
|
z&?
|
|
z'?
|
|
1.?
|
|
0/?
|
|
10?
|
|
01?
|
|
x2?
|
|
x(?
|
|
13?
|
|
04?
|
|
15?
|
|
06?
|
|
x7?
|
|
18?
|
|
09?
|
|
1:?
|
|
0;?
|
|
x<?
|
|
z)(
|
|
z*(
|
|
x=?
|
|
x>?
|
|
z??
|
|
1C?
|
|
0D?
|
|
1E?
|
|
0F?
|
|
xG?
|
|
z@?
|
|
zA?
|
|
1H?
|
|
0I?
|
|
1J?
|
|
0K?
|
|
xL?
|
|
xB?
|
|
1M?
|
|
0N?
|
|
1O?
|
|
0P?
|
|
xQ?
|
|
1R?
|
|
0S?
|
|
1T?
|
|
0U?
|
|
xV?
|
|
z+(
|
|
z,(
|
|
xW?
|
|
xX?
|
|
zY?
|
|
1]?
|
|
0^?
|
|
1_?
|
|
0`?
|
|
xa?
|
|
zZ?
|
|
z[?
|
|
1b?
|
|
0c?
|
|
1d?
|
|
0e?
|
|
xf?
|
|
x\?
|
|
1g?
|
|
0h?
|
|
1i?
|
|
0j?
|
|
xk?
|
|
1l?
|
|
0m?
|
|
1n?
|
|
0o?
|
|
xp?
|
|
z-(
|
|
z.(
|
|
xq?
|
|
xr?
|
|
zs?
|
|
1w?
|
|
0x?
|
|
1y?
|
|
0z?
|
|
x{?
|
|
zt?
|
|
zu?
|
|
1|?
|
|
0}?
|
|
1~?
|
|
0!@
|
|
x"@
|
|
xv?
|
|
1#@
|
|
0$@
|
|
1%@
|
|
0&@
|
|
x'@
|
|
1(@
|
|
0)@
|
|
1*@
|
|
0+@
|
|
x,@
|
|
z/(
|
|
z0(
|
|
x-@
|
|
x.@
|
|
z/@
|
|
13@
|
|
04@
|
|
15@
|
|
06@
|
|
x7@
|
|
z0@
|
|
z1@
|
|
18@
|
|
09@
|
|
1:@
|
|
0;@
|
|
x<@
|
|
x2@
|
|
1=@
|
|
0>@
|
|
1?@
|
|
0@@
|
|
xA@
|
|
1B@
|
|
0C@
|
|
1D@
|
|
0E@
|
|
xF@
|
|
z1(
|
|
z2(
|
|
xG@
|
|
xH@
|
|
zI@
|
|
1M@
|
|
0N@
|
|
1O@
|
|
0P@
|
|
xQ@
|
|
zJ@
|
|
zK@
|
|
1R@
|
|
0S@
|
|
1T@
|
|
0U@
|
|
xV@
|
|
xL@
|
|
1W@
|
|
0X@
|
|
1Y@
|
|
0Z@
|
|
x[@
|
|
1\@
|
|
0]@
|
|
1^@
|
|
0_@
|
|
x`@
|
|
z3(
|
|
z4(
|
|
xa@
|
|
xb@
|
|
zc@
|
|
1g@
|
|
0h@
|
|
1i@
|
|
0j@
|
|
xk@
|
|
zd@
|
|
ze@
|
|
1l@
|
|
0m@
|
|
1n@
|
|
0o@
|
|
xp@
|
|
xf@
|
|
1q@
|
|
0r@
|
|
1s@
|
|
0t@
|
|
xu@
|
|
1v@
|
|
0w@
|
|
1x@
|
|
0y@
|
|
xz@
|
|
z5(
|
|
z6(
|
|
x{@
|
|
x|@
|
|
z}@
|
|
1#A
|
|
0$A
|
|
1%A
|
|
0&A
|
|
x'A
|
|
z~@
|
|
z!A
|
|
1(A
|
|
0)A
|
|
1*A
|
|
0+A
|
|
x,A
|
|
x"A
|
|
1-A
|
|
0.A
|
|
1/A
|
|
00A
|
|
x1A
|
|
12A
|
|
03A
|
|
14A
|
|
05A
|
|
x6A
|
|
z7(
|
|
z8(
|
|
x7A
|
|
x8A
|
|
z9A
|
|
1=A
|
|
0>A
|
|
1?A
|
|
0@A
|
|
xAA
|
|
z:A
|
|
z;A
|
|
1BA
|
|
0CA
|
|
1DA
|
|
0EA
|
|
xFA
|
|
x<A
|
|
1GA
|
|
0HA
|
|
1IA
|
|
0JA
|
|
xKA
|
|
1LA
|
|
0MA
|
|
1NA
|
|
0OA
|
|
xPA
|
|
z9(
|
|
z:(
|
|
xQA
|
|
xRA
|
|
zSA
|
|
1WA
|
|
0XA
|
|
1YA
|
|
0ZA
|
|
x[A
|
|
zTA
|
|
zUA
|
|
1\A
|
|
0]A
|
|
1^A
|
|
0_A
|
|
x`A
|
|
xVA
|
|
1aA
|
|
0bA
|
|
1cA
|
|
0dA
|
|
xeA
|
|
1fA
|
|
0gA
|
|
1hA
|
|
0iA
|
|
xjA
|
|
z;(
|
|
z<(
|
|
xkA
|
|
xlA
|
|
1pA
|
|
0qA
|
|
1rA
|
|
0sA
|
|
xtA
|
|
zmA
|
|
1uA
|
|
0vA
|
|
1wA
|
|
0xA
|
|
xyA
|
|
znA
|
|
zoA
|
|
1zA
|
|
0{A
|
|
1|A
|
|
0}A
|
|
x~A
|
|
1!B
|
|
0"B
|
|
1#B
|
|
0$B
|
|
x%B
|
|
1&B
|
|
1'B
|
|
0(B
|
|
1)B
|
|
0*B
|
|
x+B
|
|
1,B
|
|
1-B
|
|
0.B
|
|
1/B
|
|
00B
|
|
x1B
|
|
12B
|
|
03B
|
|
14B
|
|
05B
|
|
x6B
|
|
17B
|
|
18B
|
|
09B
|
|
1:B
|
|
0;B
|
|
x<B
|
|
1=B
|
|
1>B
|
|
0?B
|
|
1@B
|
|
0AB
|
|
xBB
|
|
1CB
|
|
0DB
|
|
1EB
|
|
0FB
|
|
xGB
|
|
1HB
|
|
1IB
|
|
0JB
|
|
1KB
|
|
0LB
|
|
xMB
|
|
1NB
|
|
1OB
|
|
0PB
|
|
1QB
|
|
0RB
|
|
xSB
|
|
1TB
|
|
0UB
|
|
1VB
|
|
0WB
|
|
xXB
|
|
1YB
|
|
1ZB
|
|
0[B
|
|
1\B
|
|
0]B
|
|
x^B
|
|
1_B
|
|
1`B
|
|
0aB
|
|
1bB
|
|
0cB
|
|
xdB
|
|
1eB
|
|
0fB
|
|
1gB
|
|
0hB
|
|
xiB
|
|
1jB
|
|
1kB
|
|
0lB
|
|
1mB
|
|
0nB
|
|
xoB
|
|
1pB
|
|
1qB
|
|
0rB
|
|
1sB
|
|
0tB
|
|
xuB
|
|
1vB
|
|
0wB
|
|
1xB
|
|
0yB
|
|
xzB
|
|
1{B
|
|
1|B
|
|
0}B
|
|
1~B
|
|
0!C
|
|
x"C
|
|
1#C
|
|
1$C
|
|
0%C
|
|
1&C
|
|
0'C
|
|
x(C
|
|
1)C
|
|
0*C
|
|
1+C
|
|
0,C
|
|
x-C
|
|
1.C
|
|
1/C
|
|
00C
|
|
11C
|
|
02C
|
|
x3C
|
|
14C
|
|
15C
|
|
06C
|
|
17C
|
|
08C
|
|
x9C
|
|
1:C
|
|
0;C
|
|
1<C
|
|
0=C
|
|
x>C
|
|
1?C
|
|
1@C
|
|
0AC
|
|
1BC
|
|
0CC
|
|
xDC
|
|
1EC
|
|
1FC
|
|
0GC
|
|
1HC
|
|
0IC
|
|
xJC
|
|
1KC
|
|
0LC
|
|
1MC
|
|
0NC
|
|
xOC
|
|
1PC
|
|
1QC
|
|
0RC
|
|
1SC
|
|
0TC
|
|
xUC
|
|
1VC
|
|
1WC
|
|
0XC
|
|
1YC
|
|
0ZC
|
|
x[C
|
|
1\C
|
|
0]C
|
|
1^C
|
|
0_C
|
|
x`C
|
|
1aC
|
|
1bC
|
|
0cC
|
|
1dC
|
|
0eC
|
|
xfC
|
|
1gC
|
|
1hC
|
|
0iC
|
|
1jC
|
|
0kC
|
|
xlC
|
|
1mC
|
|
0nC
|
|
1oC
|
|
0pC
|
|
xqC
|
|
1rC
|
|
1sC
|
|
0tC
|
|
1uC
|
|
0vC
|
|
xwC
|
|
1xC
|
|
1yC
|
|
0zC
|
|
1{C
|
|
0|C
|
|
x}C
|
|
1~C
|
|
0!D
|
|
1"D
|
|
0#D
|
|
x$D
|
|
1%D
|
|
1&D
|
|
0'D
|
|
1(D
|
|
0)D
|
|
x*D
|
|
1+D
|
|
1,D
|
|
0-D
|
|
1.D
|
|
0/D
|
|
x0D
|
|
11D
|
|
02D
|
|
13D
|
|
04D
|
|
x5D
|
|
16D
|
|
17D
|
|
08D
|
|
19D
|
|
0:D
|
|
x;D
|
|
1<D
|
|
1=D
|
|
0>D
|
|
1?D
|
|
0@D
|
|
xAD
|
|
1BD
|
|
0CD
|
|
1DD
|
|
0ED
|
|
xFD
|
|
1GD
|
|
1HD
|
|
0ID
|
|
1JD
|
|
0KD
|
|
xLD
|
|
1MD
|
|
1ND
|
|
0OD
|
|
1PD
|
|
0QD
|
|
xRD
|
|
1SD
|
|
0TD
|
|
1UD
|
|
0VD
|
|
xWD
|
|
1XD
|
|
1YD
|
|
0ZD
|
|
1[D
|
|
0\D
|
|
x]D
|
|
1^D
|
|
1_D
|
|
0`D
|
|
1aD
|
|
0bD
|
|
xcD
|
|
1dD
|
|
0eD
|
|
1fD
|
|
0gD
|
|
xhD
|
|
1iD
|
|
1jD
|
|
0kD
|
|
1lD
|
|
0mD
|
|
xnD
|
|
1oD
|
|
1pD
|
|
0qD
|
|
1rD
|
|
0sD
|
|
xtD
|
|
1uD
|
|
0vD
|
|
1wD
|
|
0xD
|
|
xyD
|
|
1zD
|
|
1{D
|
|
0|D
|
|
1}D
|
|
0~D
|
|
x!E
|
|
1"E
|
|
1#E
|
|
0$E
|
|
1%E
|
|
0&E
|
|
x'E
|
|
1(E
|
|
0)E
|
|
1*E
|
|
0+E
|
|
x,E
|
|
1-E
|
|
1.E
|
|
0/E
|
|
10E
|
|
01E
|
|
x2E
|
|
13E
|
|
14E
|
|
05E
|
|
16E
|
|
07E
|
|
x8E
|
|
19E
|
|
0:E
|
|
1;E
|
|
0<E
|
|
x=E
|
|
1>E
|
|
1?E
|
|
0@E
|
|
1AE
|
|
0BE
|
|
xCE
|
|
1DE
|
|
1EE
|
|
0FE
|
|
1GE
|
|
0HE
|
|
xIE
|
|
1JE
|
|
0KE
|
|
1LE
|
|
0ME
|
|
xNE
|
|
1OE
|
|
1PE
|
|
0QE
|
|
1RE
|
|
0SE
|
|
xTE
|
|
1UE
|
|
1VE
|
|
0WE
|
|
1XE
|
|
0YE
|
|
xZE
|
|
1[E
|
|
0\E
|
|
1]E
|
|
0^E
|
|
x_E
|
|
1`E
|
|
1aE
|
|
0bE
|
|
1cE
|
|
0dE
|
|
xeE
|
|
1fE
|
|
1gE
|
|
0hE
|
|
1iE
|
|
0jE
|
|
xkE
|
|
1lE
|
|
0mE
|
|
1nE
|
|
0oE
|
|
xpE
|
|
1qE
|
|
1rE
|
|
0sE
|
|
1tE
|
|
0uE
|
|
xvE
|
|
1wE
|
|
1xE
|
|
0yE
|
|
1zE
|
|
0{E
|
|
x|E
|
|
1}E
|
|
0~E
|
|
1!F
|
|
0"F
|
|
x#F
|
|
1$F
|
|
1%F
|
|
0&F
|
|
1'F
|
|
0(F
|
|
x)F
|
|
1*F
|
|
1+F
|
|
0,F
|
|
1-F
|
|
0.F
|
|
x/F
|
|
10F
|
|
01F
|
|
12F
|
|
03F
|
|
x4F
|
|
15F
|
|
16F
|
|
07F
|
|
18F
|
|
09F
|
|
x:F
|
|
1;F
|
|
1<F
|
|
0=F
|
|
1>F
|
|
0?F
|
|
x@F
|
|
1AF
|
|
0BF
|
|
1CF
|
|
0DF
|
|
xEF
|
|
1FF
|
|
1GF
|
|
0HF
|
|
1IF
|
|
0JF
|
|
xKF
|
|
1LF
|
|
1MF
|
|
0NF
|
|
1OF
|
|
0PF
|
|
xQF
|
|
1RF
|
|
0SF
|
|
1TF
|
|
0UF
|
|
xVF
|
|
1WF
|
|
1XF
|
|
0YF
|
|
1ZF
|
|
0[F
|
|
x\F
|
|
1]F
|
|
1^F
|
|
0_F
|
|
1`F
|
|
0aF
|
|
xbF
|
|
1cF
|
|
0dF
|
|
1eF
|
|
0fF
|
|
xgF
|
|
1hF
|
|
1iF
|
|
0jF
|
|
1kF
|
|
0lF
|
|
xmF
|
|
1nF
|
|
1oF
|
|
0pF
|
|
1qF
|
|
0rF
|
|
xsF
|
|
1tF
|
|
0uF
|
|
1vF
|
|
0wF
|
|
xxF
|
|
1yF
|
|
1zF
|
|
0{F
|
|
1|F
|
|
0}F
|
|
x~F
|
|
1!G
|
|
1"G
|
|
0#G
|
|
1$G
|
|
0%G
|
|
x&G
|
|
1'G
|
|
0(G
|
|
1)G
|
|
0*G
|
|
x+G
|
|
1,G
|
|
1-G
|
|
0.G
|
|
1/G
|
|
00G
|
|
x1G
|
|
12G
|
|
13G
|
|
04G
|
|
15G
|
|
06G
|
|
x7G
|
|
18G
|
|
09G
|
|
1:G
|
|
0;G
|
|
x<G
|
|
1=G
|
|
1>G
|
|
0?G
|
|
1@G
|
|
0AG
|
|
xBG
|
|
1CG
|
|
1DG
|
|
0EG
|
|
1FG
|
|
0GG
|
|
xHG
|
|
1IG
|
|
0JG
|
|
1KG
|
|
0LG
|
|
xMG
|
|
1NG
|
|
1OG
|
|
0PG
|
|
1QG
|
|
0RG
|
|
xSG
|
|
1TG
|
|
1UG
|
|
0VG
|
|
1WG
|
|
0XG
|
|
xYG
|
|
1ZG
|
|
0[G
|
|
1\G
|
|
0]G
|
|
x^G
|
|
1_G
|
|
1`G
|
|
0aG
|
|
1bG
|
|
0cG
|
|
xdG
|
|
1eG
|
|
1fG
|
|
0gG
|
|
1hG
|
|
0iG
|
|
xjG
|
|
1kG
|
|
0lG
|
|
1mG
|
|
0nG
|
|
xoG
|
|
1pG
|
|
1qG
|
|
0rG
|
|
1sG
|
|
0tG
|
|
xuG
|
|
1vG
|
|
1wG
|
|
0xG
|
|
1yG
|
|
0zG
|
|
x{G
|
|
1|G
|
|
0}G
|
|
1~G
|
|
0!H
|
|
x"H
|
|
1#H
|
|
1$H
|
|
0%H
|
|
1&H
|
|
0'H
|
|
x(H
|
|
1)H
|
|
1*H
|
|
0+H
|
|
1,H
|
|
0-H
|
|
x.H
|
|
1/H
|
|
00H
|
|
11H
|
|
02H
|
|
x3H
|
|
14H
|
|
15H
|
|
06H
|
|
17H
|
|
08H
|
|
x9H
|
|
1:H
|
|
1;H
|
|
0<H
|
|
1=H
|
|
0>H
|
|
x?H
|
|
1@H
|
|
0AH
|
|
1BH
|
|
0CH
|
|
xDH
|
|
1EH
|
|
1FH
|
|
0GH
|
|
1HH
|
|
0IH
|
|
xJH
|
|
1KH
|
|
1LH
|
|
0MH
|
|
1NH
|
|
0OH
|
|
xPH
|
|
xQH
|
|
1WH
|
|
0XH
|
|
1YH
|
|
0ZH
|
|
x[H
|
|
1\H
|
|
1]H
|
|
0^H
|
|
1_H
|
|
0`H
|
|
xaH
|
|
1bH
|
|
1cH
|
|
0dH
|
|
1eH
|
|
0fH
|
|
xgH
|
|
xRH
|
|
1hH
|
|
0iH
|
|
1jH
|
|
0kH
|
|
xlH
|
|
xSH
|
|
1mH
|
|
0nH
|
|
1oH
|
|
0pH
|
|
xqH
|
|
xTH
|
|
1rH
|
|
0sH
|
|
1tH
|
|
0uH
|
|
xvH
|
|
xUH
|
|
xVH
|
|
1wH
|
|
0xH
|
|
1yH
|
|
0zH
|
|
x{H
|
|
1|H
|
|
0}H
|
|
1~H
|
|
0!I
|
|
x"I
|
|
1#I
|
|
0$I
|
|
1%I
|
|
0&I
|
|
x'I
|
|
z=(
|
|
z>(
|
|
x(I
|
|
x)I
|
|
x*I
|
|
z+I
|
|
10I
|
|
01I
|
|
12I
|
|
03I
|
|
x4I
|
|
z,I
|
|
z-I
|
|
15I
|
|
06I
|
|
17I
|
|
08I
|
|
x9I
|
|
z.I
|
|
1:I
|
|
0;I
|
|
1<I
|
|
0=I
|
|
x>I
|
|
x/I
|
|
1?I
|
|
0@I
|
|
1AI
|
|
0BI
|
|
xCI
|
|
1DI
|
|
0EI
|
|
1FI
|
|
0GI
|
|
xHI
|
|
z?(
|
|
z@(
|
|
xII
|
|
xJI
|
|
xKI
|
|
1PI
|
|
0QI
|
|
1RI
|
|
0SI
|
|
xTI
|
|
zLI
|
|
1UI
|
|
0VI
|
|
1WI
|
|
0XI
|
|
xYI
|
|
zMI
|
|
zNI
|
|
1ZI
|
|
0[I
|
|
1\I
|
|
0]I
|
|
x^I
|
|
zOI
|
|
1_I
|
|
0`I
|
|
1aI
|
|
0bI
|
|
xcI
|
|
zA(
|
|
zB(
|
|
xdI
|
|
xeI
|
|
xfI
|
|
zgI
|
|
1lI
|
|
0mI
|
|
1nI
|
|
0oI
|
|
xpI
|
|
zhI
|
|
ziI
|
|
1qI
|
|
0rI
|
|
1sI
|
|
0tI
|
|
xuI
|
|
zjI
|
|
1vI
|
|
0wI
|
|
1xI
|
|
0yI
|
|
xzI
|
|
xkI
|
|
1{I
|
|
0|I
|
|
1}I
|
|
0~I
|
|
x!J
|
|
1"J
|
|
0#J
|
|
1$J
|
|
0%J
|
|
x&J
|
|
zC(
|
|
zD(
|
|
x'J
|
|
x(J
|
|
x)J
|
|
1.J
|
|
0/J
|
|
10J
|
|
01J
|
|
x2J
|
|
z*J
|
|
13J
|
|
04J
|
|
15J
|
|
06J
|
|
x7J
|
|
z+J
|
|
z,J
|
|
18J
|
|
09J
|
|
1:J
|
|
0;J
|
|
x<J
|
|
z-J
|
|
1=J
|
|
0>J
|
|
1?J
|
|
0@J
|
|
xAJ
|
|
1BJ
|
|
0CJ
|
|
1DJ
|
|
0EJ
|
|
xFJ
|
|
1GJ
|
|
1HJ
|
|
0IJ
|
|
1JJ
|
|
0KJ
|
|
xLJ
|
|
1MJ
|
|
1NJ
|
|
0OJ
|
|
1PJ
|
|
0QJ
|
|
xRJ
|
|
1SJ
|
|
0TJ
|
|
1UJ
|
|
0VJ
|
|
xWJ
|
|
1XJ
|
|
1YJ
|
|
0ZJ
|
|
1[J
|
|
0\J
|
|
x]J
|
|
1^J
|
|
1_J
|
|
0`J
|
|
1aJ
|
|
0bJ
|
|
xcJ
|
|
1dJ
|
|
0eJ
|
|
1fJ
|
|
0gJ
|
|
xhJ
|
|
1iJ
|
|
1jJ
|
|
0kJ
|
|
1lJ
|
|
0mJ
|
|
xnJ
|
|
1oJ
|
|
1pJ
|
|
0qJ
|
|
1rJ
|
|
0sJ
|
|
xtJ
|
|
1uJ
|
|
0vJ
|
|
1wJ
|
|
0xJ
|
|
xyJ
|
|
1zJ
|
|
1{J
|
|
0|J
|
|
1}J
|
|
0~J
|
|
x!K
|
|
1"K
|
|
1#K
|
|
0$K
|
|
1%K
|
|
0&K
|
|
x'K
|
|
1(K
|
|
0)K
|
|
1*K
|
|
0+K
|
|
0,K
|
|
1-K
|
|
0.K
|
|
1/K
|
|
00K
|
|
01K
|
|
12K
|
|
03K
|
|
14K
|
|
05K
|
|
x6K
|
|
17K
|
|
08K
|
|
19K
|
|
0:K
|
|
x;K
|
|
1<K
|
|
0=K
|
|
1>K
|
|
0?K
|
|
x@K
|
|
1AK
|
|
0BK
|
|
1CK
|
|
0DK
|
|
xEK
|
|
1FK
|
|
0GK
|
|
1HK
|
|
0IK
|
|
xJK
|
|
1KK
|
|
0LK
|
|
1MK
|
|
0NK
|
|
xOK
|
|
1PK
|
|
0QK
|
|
1RK
|
|
0SK
|
|
xTK
|
|
1UK
|
|
0VK
|
|
1WK
|
|
0XK
|
|
xYK
|
|
0E(
|
|
1ZK
|
|
0[K
|
|
1\K
|
|
0]K
|
|
0F(
|
|
1^K
|
|
0_K
|
|
1`K
|
|
0aK
|
|
0G(
|
|
1bK
|
|
0cK
|
|
1dK
|
|
0eK
|
|
0H(
|
|
1fK
|
|
0gK
|
|
1hK
|
|
0iK
|
|
0I(
|
|
1jK
|
|
0kK
|
|
1lK
|
|
0mK
|
|
0J(
|
|
1nK
|
|
0oK
|
|
1pK
|
|
0qK
|
|
xJ#
|
|
zI#
|
|
x2$
|
|
x1$
|
|
x0$
|
|
x/$
|
|
x.$
|
|
x-$
|
|
x,$
|
|
x+$
|
|
x*$
|
|
x)$
|
|
x($
|
|
x'$
|
|
x&$
|
|
x%$
|
|
x$$
|
|
x#$
|
|
x"$
|
|
x!$
|
|
x~#
|
|
x}#
|
|
x|#
|
|
x{#
|
|
xz#
|
|
xy#
|
|
xx#
|
|
xw#
|
|
xv#
|
|
xu#
|
|
xt#
|
|
xs#
|
|
xi#
|
|
xh#
|
|
xg#
|
|
xf#
|
|
xe#
|
|
xd#
|
|
xc#
|
|
xb#
|
|
xa#
|
|
x`#
|
|
x_#
|
|
x^#
|
|
x]#
|
|
x\#
|
|
x[#
|
|
xZ#
|
|
xY#
|
|
xX#
|
|
xW#
|
|
xV#
|
|
xU#
|
|
xT#
|
|
xS#
|
|
xR#
|
|
xQ#
|
|
xP#
|
|
xO#
|
|
xN#
|
|
xM#
|
|
xL#
|
|
xk#
|
|
xl#
|
|
xm#
|
|
xn#
|
|
xo#
|
|
xp#
|
|
xq#
|
|
xr#
|
|
x4$
|
|
x5$
|
|
x6$
|
|
x7$
|
|
x8$
|
|
x9$
|
|
x:$
|
|
x;$
|
|
xj#
|
|
x3$
|
|
xy$
|
|
xx$
|
|
xw$
|
|
xv$
|
|
xu$
|
|
xt$
|
|
xs$
|
|
xr$
|
|
xq$
|
|
xp$
|
|
xo$
|
|
xn$
|
|
xm$
|
|
xl$
|
|
xk$
|
|
xj$
|
|
xi$
|
|
xh$
|
|
xg$
|
|
xf$
|
|
xe$
|
|
xd$
|
|
xc$
|
|
xb$
|
|
xa$
|
|
x`$
|
|
x_$
|
|
x^$
|
|
x]$
|
|
x\$
|
|
x[$
|
|
xZ$
|
|
xY$
|
|
xX$
|
|
xW$
|
|
xV$
|
|
xU$
|
|
xT$
|
|
xS$
|
|
xR$
|
|
xQ$
|
|
xP$
|
|
xO$
|
|
xN$
|
|
xM$
|
|
xL$
|
|
xK$
|
|
xJ$
|
|
xI$
|
|
xH$
|
|
xG$
|
|
xF$
|
|
xE$
|
|
xD$
|
|
xC$
|
|
xB$
|
|
xA$
|
|
x@$
|
|
x?$
|
|
x>$
|
|
x=$
|
|
xG#
|
|
xF#
|
|
xE#
|
|
xD#
|
|
xC#
|
|
xB#
|
|
xA#
|
|
x@#
|
|
x?#
|
|
x>#
|
|
x=#
|
|
x<#
|
|
x;#
|
|
x:#
|
|
x9#
|
|
x8#
|
|
x7#
|
|
x6#
|
|
x5#
|
|
x4#
|
|
x3#
|
|
x2#
|
|
x1#
|
|
x0#
|
|
z/#
|
|
x.#
|
|
x-#
|
|
x,#
|
|
x+#
|
|
x*#
|
|
x)#
|
|
x(#
|
|
x'#
|
|
x&#
|
|
x%#
|
|
x$#
|
|
x##
|
|
x"#
|
|
x!#
|
|
x~"
|
|
x}"
|
|
x|"
|
|
x{"
|
|
xz"
|
|
xy"
|
|
xx"
|
|
xw"
|
|
xv"
|
|
xu"
|
|
xt"
|
|
xs"
|
|
xr"
|
|
xq"
|
|
xp"
|
|
xo"
|
|
xn"
|
|
xm"
|
|
xl"
|
|
xk"
|
|
xj"
|
|
xi"
|
|
xh"
|
|
xg"
|
|
xf"
|
|
xe"
|
|
xd"
|
|
xc"
|
|
xb"
|
|
xa"
|
|
x`"
|
|
x_"
|
|
x^"
|
|
x]"
|
|
x\"
|
|
x["
|
|
xZ"
|
|
xY"
|
|
zX"
|
|
xW"
|
|
xV"
|
|
xU"
|
|
xT"
|
|
xS"
|
|
xR"
|
|
xQ"
|
|
xP"
|
|
xO"
|
|
xN"
|
|
xM"
|
|
xL"
|
|
xK"
|
|
xJ"
|
|
xI"
|
|
xH"
|
|
xG"
|
|
xF"
|
|
xE"
|
|
xD"
|
|
xC"
|
|
xB"
|
|
xA"
|
|
x@"
|
|
x?"
|
|
x>"
|
|
x="
|
|
x<"
|
|
x;"
|
|
x:"
|
|
x9"
|
|
x8"
|
|
x7"
|
|
x6"
|
|
x5"
|
|
x4"
|
|
x3"
|
|
x2"
|
|
x1"
|
|
x0"
|
|
x/"
|
|
x."
|
|
x-"
|
|
x,"
|
|
x+"
|
|
x*"
|
|
x)"
|
|
x("
|
|
x'"
|
|
x&"
|
|
x%"
|
|
x$"
|
|
z#"
|
|
x""
|
|
x!"
|
|
x~!
|
|
x}!
|
|
x|!
|
|
x{!
|
|
xz!
|
|
xy!
|
|
xx!
|
|
xw!
|
|
xv!
|
|
xu!
|
|
xt!
|
|
xs!
|
|
xr!
|
|
xq!
|
|
xp!
|
|
xo!
|
|
xn!
|
|
xm!
|
|
xl!
|
|
xk!
|
|
xj!
|
|
xi!
|
|
xh!
|
|
xg!
|
|
xf!
|
|
xe!
|
|
xd!
|
|
xc!
|
|
xb!
|
|
xa!
|
|
x`!
|
|
x_!
|
|
x^!
|
|
x]!
|
|
x\!
|
|
x[!
|
|
xZ!
|
|
xY!
|
|
xX!
|
|
xW!
|
|
xV!
|
|
xU!
|
|
xT!
|
|
xS!
|
|
xR!
|
|
xQ!
|
|
xP!
|
|
xO!
|
|
xN!
|
|
xM!
|
|
zL!
|
|
xK!
|
|
xJ!
|
|
xI!
|
|
xH!
|
|
xG!
|
|
xF!
|
|
xE!
|
|
xD!
|
|
xC!
|
|
xB!
|
|
xA!
|
|
x@!
|
|
x?!
|
|
x>!
|
|
x=!
|
|
x<!
|
|
x;!
|
|
x:!
|
|
x9!
|
|
x8!
|
|
x7!
|
|
x6!
|
|
x5!
|
|
x4!
|
|
x3!
|
|
x2!
|
|
x1!
|
|
x0!
|
|
x/!
|
|
x.!
|
|
x-!
|
|
x,!
|
|
x+!
|
|
x*!
|
|
x)!
|
|
x(!
|
|
x'!
|
|
x&!
|
|
x%!
|
|
x$!
|
|
x#!
|
|
x"!
|
|
x!!
|
|
x~
|
|
x}
|
|
x|
|
|
x{
|
|
xz
|
|
xy
|
|
xx
|
|
xw
|
|
xv
|
|
zu
|
|
xt
|
|
xs
|
|
xr
|
|
xq
|
|
xp
|
|
xo
|
|
xn
|
|
xm
|
|
xl
|
|
xk
|
|
xj
|
|
xi
|
|
xh
|
|
xg
|
|
xf
|
|
xe
|
|
xd
|
|
xc
|
|
xb
|
|
xa
|
|
x`
|
|
x_
|
|
x^
|
|
x]
|
|
x\
|
|
x[
|
|
xZ
|
|
xY
|
|
xX
|
|
xW
|
|
xV
|
|
xU
|
|
xT
|
|
xS
|
|
xR
|
|
xQ
|
|
xP
|
|
xO
|
|
xN
|
|
xM
|
|
xL
|
|
xK
|
|
xJ
|
|
xI
|
|
xH
|
|
xG
|
|
xF
|
|
xE
|
|
xD
|
|
xC
|
|
xB
|
|
xA
|
|
z@
|
|
x?
|
|
x>
|
|
x=
|
|
x<
|
|
x;
|
|
x:
|
|
x9
|
|
x8
|
|
x7
|
|
x6
|
|
x5
|
|
x4
|
|
x3
|
|
x2
|
|
x1
|
|
x0
|
|
x/
|
|
x.
|
|
x-
|
|
x,
|
|
x+
|
|
x*
|
|
x)
|
|
x(
|
|
x'
|
|
x&
|
|
x%
|
|
x$
|
|
0{$
|
|
0|$
|
|
$end
|
|
#10
|
|
0E#
|
|
0D#
|
|
0C#
|
|
0B#
|
|
0A#
|
|
0@#
|
|
0r"
|
|
0q"
|
|
0p"
|
|
0o"
|
|
0?#
|
|
0>#
|
|
0t"
|
|
0s"
|
|
0=#
|
|
0<#
|
|
0v"
|
|
0u"
|
|
0n"
|
|
0m"
|
|
0;#
|
|
0:#
|
|
0x"
|
|
0w"
|
|
0l"
|
|
0k"
|
|
074
|
|
0=4
|
|
0C4
|
|
0I4
|
|
0@&
|
|
0O4
|
|
08)
|
|
0S(
|
|
1.)
|
|
1V(
|
|
0r4
|
|
0x4
|
|
0~4
|
|
0&5
|
|
0L&
|
|
0,5
|
|
06*
|
|
0Q)
|
|
1,*
|
|
1T)
|
|
015
|
|
075
|
|
0=5
|
|
0C5
|
|
0P&
|
|
0I5
|
|
03+
|
|
0O*
|
|
1)+
|
|
1R*
|
|
0N5
|
|
0T5
|
|
0Z5
|
|
0`5
|
|
0T&
|
|
0f5
|
|
0,,
|
|
0G+
|
|
1",
|
|
1J+
|
|
0k5
|
|
0q5
|
|
0w5
|
|
0}5
|
|
0X&
|
|
0%6
|
|
0*-
|
|
0E,
|
|
1~,
|
|
1H,
|
|
0*6
|
|
006
|
|
066
|
|
0<6
|
|
0\&
|
|
0B6
|
|
0(.
|
|
0C-
|
|
1|-
|
|
1F-
|
|
0G6
|
|
0M6
|
|
0S6
|
|
0Y6
|
|
0`&
|
|
0_6
|
|
0&/
|
|
0A.
|
|
1z.
|
|
1D.
|
|
0d6
|
|
0j6
|
|
0p6
|
|
0v6
|
|
0d&
|
|
0|6
|
|
0$0
|
|
0?/
|
|
1x/
|
|
1B/
|
|
0#7
|
|
0)7
|
|
0/7
|
|
057
|
|
0h&
|
|
0;7
|
|
0"1
|
|
0=0
|
|
1v0
|
|
1@0
|
|
0@7
|
|
0F7
|
|
0L7
|
|
0R7
|
|
0l&
|
|
0X7
|
|
0~1
|
|
0;1
|
|
1t1
|
|
1>1
|
|
0]7
|
|
0c7
|
|
0i7
|
|
0o7
|
|
0D&
|
|
0u7
|
|
0|2
|
|
092
|
|
1r2
|
|
1<2
|
|
0z7
|
|
0"8
|
|
0(8
|
|
0.8
|
|
0H&
|
|
048
|
|
0z3
|
|
073
|
|
1p3
|
|
1:3
|
|
0%B
|
|
0+B
|
|
0"%
|
|
01B
|
|
06B
|
|
0<B
|
|
08%
|
|
0BB
|
|
0GB
|
|
0MB
|
|
0N%
|
|
0SB
|
|
0XB
|
|
0^B
|
|
0^%
|
|
0dB
|
|
0iB
|
|
0oB
|
|
0`%
|
|
0uB
|
|
0zB
|
|
0"C
|
|
0b%
|
|
0(C
|
|
0-C
|
|
03C
|
|
0d%
|
|
09C
|
|
0>C
|
|
0DC
|
|
0f%
|
|
0JC
|
|
0OC
|
|
0UC
|
|
0h%
|
|
0[C
|
|
0`C
|
|
0fC
|
|
0j%
|
|
0lC
|
|
0qC
|
|
0wC
|
|
0$%
|
|
0}C
|
|
0$D
|
|
0*D
|
|
0&%
|
|
00D
|
|
05D
|
|
0;D
|
|
0(%
|
|
0AD
|
|
0FD
|
|
0LD
|
|
0*%
|
|
0RD
|
|
0WD
|
|
0]D
|
|
0,%
|
|
0cD
|
|
0hD
|
|
0nD
|
|
0.%
|
|
0tD
|
|
0yD
|
|
0!E
|
|
00%
|
|
0'E
|
|
0,E
|
|
02E
|
|
02%
|
|
08E
|
|
0=E
|
|
0CE
|
|
04%
|
|
0IE
|
|
0NE
|
|
0TE
|
|
06%
|
|
0ZE
|
|
0_E
|
|
0eE
|
|
0:%
|
|
0kE
|
|
0pE
|
|
0vE
|
|
0<%
|
|
0|E
|
|
0#F
|
|
0)F
|
|
0>%
|
|
0/F
|
|
04F
|
|
0:F
|
|
0@%
|
|
0@F
|
|
0EF
|
|
0KF
|
|
0B%
|
|
0QF
|
|
0VF
|
|
0\F
|
|
0D%
|
|
0bF
|
|
0gF
|
|
0mF
|
|
0F%
|
|
0sF
|
|
0xF
|
|
0~F
|
|
0H%
|
|
0&G
|
|
0+G
|
|
01G
|
|
0J%
|
|
07G
|
|
0<G
|
|
0BG
|
|
0L%
|
|
0HG
|
|
0MG
|
|
0SG
|
|
0P%
|
|
0YG
|
|
0^G
|
|
0dG
|
|
0R%
|
|
0jG
|
|
0oG
|
|
0uG
|
|
0T%
|
|
0{G
|
|
0"H
|
|
0(H
|
|
0V%
|
|
0.H
|
|
03H
|
|
09H
|
|
0X%
|
|
0?H
|
|
0DH
|
|
0JH
|
|
0Z%
|
|
0PH
|
|
0[H
|
|
0aH
|
|
0QH
|
|
0qH
|
|
0SH
|
|
0"I
|
|
0UH
|
|
0{H
|
|
0VH
|
|
0'I
|
|
0TH
|
|
0vH
|
|
0RH
|
|
0lH
|
|
0\%
|
|
0gH
|
|
0y$
|
|
0FJ
|
|
0LJ
|
|
02&
|
|
0RJ
|
|
0WJ
|
|
0]J
|
|
04&
|
|
0cJ
|
|
0hJ
|
|
0nJ
|
|
06&
|
|
0tJ
|
|
0yJ
|
|
0!K
|
|
08&
|
|
0'K
|
|
09#
|
|
08#
|
|
0z"
|
|
0y"
|
|
0j"
|
|
0i"
|
|
0%
|
|
0$
|
|
0YK
|
|
0z$
|
|
0="
|
|
0<"
|
|
0;"
|
|
0:"
|
|
07#
|
|
06#
|
|
0|"
|
|
0{"
|
|
0h"
|
|
0g"
|
|
0'
|
|
0&
|
|
0?"
|
|
0>"
|
|
0V
|
|
0U
|
|
05#
|
|
04#
|
|
0~"
|
|
0}"
|
|
0f"
|
|
0e"
|
|
0)
|
|
0(
|
|
0A"
|
|
0@"
|
|
0Z
|
|
0Y
|
|
0X
|
|
0W
|
|
09"
|
|
08"
|
|
0T
|
|
0S
|
|
03#
|
|
02#
|
|
0"#
|
|
0!#
|
|
0d"
|
|
0c"
|
|
0+
|
|
0*
|
|
0C"
|
|
0B"
|
|
0\
|
|
0[
|
|
07"
|
|
06"
|
|
0-!
|
|
0,!
|
|
0R
|
|
0Q
|
|
01#
|
|
00#
|
|
0$#
|
|
0##
|
|
0b"
|
|
0a"
|
|
0-
|
|
0,
|
|
0E"
|
|
0D"
|
|
0^
|
|
0]
|
|
05"
|
|
04"
|
|
01!
|
|
00!
|
|
0/!
|
|
0.!
|
|
0f!
|
|
0e!
|
|
0d!
|
|
0c!
|
|
0+!
|
|
0*!
|
|
0P
|
|
0O
|
|
0.#
|
|
0-#
|
|
0,#
|
|
0+#
|
|
0&#
|
|
0%#
|
|
0`"
|
|
0_"
|
|
0/
|
|
0.
|
|
0G"
|
|
0F"
|
|
0`
|
|
0_
|
|
03"
|
|
02"
|
|
03!
|
|
02!
|
|
0h!
|
|
0g!
|
|
0b!
|
|
0a!
|
|
0)!
|
|
0(!
|
|
0N
|
|
0M
|
|
0(#
|
|
0'#
|
|
0^"
|
|
0]"
|
|
01
|
|
00
|
|
0I"
|
|
0H"
|
|
0b
|
|
0a
|
|
01"
|
|
00"
|
|
05!
|
|
04!
|
|
0j!
|
|
0i!
|
|
0`!
|
|
0_!
|
|
0'!
|
|
0&!
|
|
0L
|
|
0K
|
|
0*#
|
|
0)#
|
|
0\"
|
|
0["
|
|
03
|
|
02
|
|
0K"
|
|
0J"
|
|
0d
|
|
0c
|
|
0/"
|
|
0."
|
|
07!
|
|
06!
|
|
0l!
|
|
0k!
|
|
0^!
|
|
0]!
|
|
0%!
|
|
0$!
|
|
0J
|
|
0I
|
|
0Z"
|
|
0Y"
|
|
05
|
|
04
|
|
0M"
|
|
0L"
|
|
0f
|
|
0e
|
|
0-"
|
|
0,"
|
|
09!
|
|
08!
|
|
0n!
|
|
0m!
|
|
0\!
|
|
0[!
|
|
0#!
|
|
0"!
|
|
0H
|
|
0G
|
|
0W"
|
|
0V"
|
|
0U"
|
|
0T"
|
|
07
|
|
06
|
|
0O"
|
|
0N"
|
|
0h
|
|
0g
|
|
0+"
|
|
0*"
|
|
0;!
|
|
0:!
|
|
0p!
|
|
0o!
|
|
0Z!
|
|
0Y!
|
|
0!!
|
|
0~
|
|
0F
|
|
0E
|
|
09
|
|
08
|
|
0Q"
|
|
0P"
|
|
0j
|
|
0i
|
|
0)"
|
|
0("
|
|
0=!
|
|
0<!
|
|
0r!
|
|
0q!
|
|
0X!
|
|
0W!
|
|
0}
|
|
0|
|
|
0D
|
|
0C
|
|
0;
|
|
0:
|
|
0S"
|
|
0R"
|
|
0l
|
|
0k
|
|
0'"
|
|
0&"
|
|
0?!
|
|
0>!
|
|
0t!
|
|
0s!
|
|
0V!
|
|
0U!
|
|
0{
|
|
0z
|
|
0B
|
|
0A
|
|
0n
|
|
0m
|
|
0%"
|
|
0$"
|
|
0A!
|
|
0@!
|
|
0v!
|
|
0u!
|
|
0T!
|
|
0S!
|
|
0y
|
|
0x
|
|
0?
|
|
0>
|
|
0=
|
|
0<
|
|
0p
|
|
0o
|
|
0""
|
|
0!"
|
|
0~!
|
|
0}!
|
|
0C!
|
|
0B!
|
|
0x!
|
|
0w!
|
|
0R!
|
|
0Q!
|
|
0w
|
|
0v
|
|
0E!
|
|
0D!
|
|
0z!
|
|
0y!
|
|
0P!
|
|
0O!
|
|
0t
|
|
0s
|
|
0r
|
|
0q
|
|
0G!
|
|
0F!
|
|
0|!
|
|
0{!
|
|
0N!
|
|
0M!
|
|
0K!
|
|
0J!
|
|
0I!
|
|
0H!
|
|
0J#
|
|
1~A
|
|
1lA
|
|
1tA
|
|
1x$
|
|
1`A
|
|
1RA
|
|
0jA
|
|
0VA
|
|
1eA
|
|
1w$
|
|
1FA
|
|
18A
|
|
0PA
|
|
0<A
|
|
1KA
|
|
1v$
|
|
1,A
|
|
1|@
|
|
06A
|
|
0"A
|
|
11A
|
|
1t$
|
|
1p@
|
|
1b@
|
|
0z@
|
|
0f@
|
|
1u@
|
|
1s$
|
|
1V@
|
|
1H@
|
|
0`@
|
|
0L@
|
|
1[@
|
|
1r$
|
|
1<@
|
|
1.@
|
|
0F@
|
|
02@
|
|
1A@
|
|
1q$
|
|
1"@
|
|
1r?
|
|
0,@
|
|
0v?
|
|
1'@
|
|
1p$
|
|
1f?
|
|
1X?
|
|
0p?
|
|
0\?
|
|
1k?
|
|
1o$
|
|
1L?
|
|
1>?
|
|
0V?
|
|
0B?
|
|
1Q?
|
|
1n$
|
|
12?
|
|
1$?
|
|
0<?
|
|
0(?
|
|
17?
|
|
1m$
|
|
1v>
|
|
1h>
|
|
0"?
|
|
0l>
|
|
1{>
|
|
1l$
|
|
1\>
|
|
1N>
|
|
0f>
|
|
0R>
|
|
1a>
|
|
1k$
|
|
1B>
|
|
14>
|
|
0L>
|
|
08>
|
|
1G>
|
|
1j$
|
|
12>
|
|
1~=
|
|
1(>
|
|
1h$
|
|
1r=
|
|
1d=
|
|
0|=
|
|
0h=
|
|
1w=
|
|
1g$
|
|
1b=
|
|
1P=
|
|
1X=
|
|
1f$
|
|
1D=
|
|
16=
|
|
0N=
|
|
0:=
|
|
1I=
|
|
1e$
|
|
1*=
|
|
1z<
|
|
04=
|
|
0~<
|
|
1/=
|
|
1d$
|
|
1n<
|
|
1`<
|
|
0x<
|
|
0d<
|
|
1s<
|
|
1c$
|
|
1T<
|
|
1F<
|
|
0^<
|
|
0J<
|
|
1Y<
|
|
1b$
|
|
1:<
|
|
1,<
|
|
0D<
|
|
00<
|
|
1?<
|
|
1a$
|
|
1~;
|
|
1p;
|
|
0*<
|
|
0t;
|
|
1%<
|
|
1W$
|
|
1d;
|
|
1V;
|
|
0n;
|
|
0Z;
|
|
1i;
|
|
1V$
|
|
1J;
|
|
1<;
|
|
0T;
|
|
0@;
|
|
1O;
|
|
1U$
|
|
10;
|
|
1";
|
|
0:;
|
|
0&;
|
|
15;
|
|
1T$
|
|
1t:
|
|
1f:
|
|
0~:
|
|
0j:
|
|
1y:
|
|
1R$
|
|
1d:
|
|
1R:
|
|
1Z:
|
|
1Q$
|
|
1F:
|
|
18:
|
|
0P:
|
|
0<:
|
|
1K:
|
|
1P$
|
|
1,:
|
|
1|9
|
|
06:
|
|
0":
|
|
11:
|
|
1J$
|
|
1p9
|
|
1b9
|
|
0z9
|
|
0f9
|
|
1u9
|
|
1I$
|
|
1V9
|
|
1H9
|
|
0`9
|
|
0L9
|
|
1[9
|
|
1H$
|
|
1<9
|
|
1.9
|
|
0F9
|
|
029
|
|
1A9
|
|
1G$
|
|
1,9
|
|
1x8
|
|
1"9
|
|
1F$
|
|
1l8
|
|
1^8
|
|
0v8
|
|
0b8
|
|
1q8
|
|
1E$
|
|
1W8
|
|
1J8
|
|
1\8
|
|
1D$
|
|
1C8
|
|
168
|
|
1H8
|
|
1C$
|
|
0=&
|
|
1i(
|
|
1O(
|
|
0d(
|
|
0L(
|
|
0>&
|
|
0x(
|
|
0M(
|
|
1s(
|
|
1K(
|
|
0_(
|
|
0N(
|
|
1n(
|
|
1P(
|
|
0?&
|
|
13)
|
|
1Q(
|
|
0}(
|
|
0T(
|
|
1))
|
|
1U(
|
|
0$)
|
|
0R(
|
|
0m&
|
|
0I&
|
|
1g)
|
|
1M)
|
|
0b)
|
|
0J)
|
|
0J&
|
|
0v)
|
|
0K)
|
|
1q)
|
|
1I)
|
|
0])
|
|
0L)
|
|
1l)
|
|
1N)
|
|
0K&
|
|
11*
|
|
1O)
|
|
0{)
|
|
0R)
|
|
1'*
|
|
1S)
|
|
0"*
|
|
0P)
|
|
0p&
|
|
0M&
|
|
1d*
|
|
1K*
|
|
0_*
|
|
0H*
|
|
0N&
|
|
0s*
|
|
0I*
|
|
1n*
|
|
1G*
|
|
0Z*
|
|
0J*
|
|
1i*
|
|
1L*
|
|
0O&
|
|
1.+
|
|
1M*
|
|
0x*
|
|
0P*
|
|
1$+
|
|
1Q*
|
|
0}*
|
|
0N*
|
|
0q&
|
|
0Q&
|
|
1]+
|
|
1C+
|
|
0X+
|
|
0@+
|
|
0R&
|
|
0l+
|
|
0A+
|
|
1g+
|
|
1?+
|
|
0S+
|
|
0B+
|
|
1b+
|
|
1D+
|
|
0S&
|
|
1',
|
|
1E+
|
|
0q+
|
|
0H+
|
|
1{+
|
|
1I+
|
|
0v+
|
|
0F+
|
|
0r&
|
|
0U&
|
|
1[,
|
|
1A,
|
|
0V,
|
|
0>,
|
|
0V&
|
|
0j,
|
|
0?,
|
|
1e,
|
|
1=,
|
|
0Q,
|
|
0@,
|
|
1`,
|
|
1B,
|
|
0W&
|
|
1%-
|
|
1C,
|
|
0o,
|
|
0F,
|
|
1y,
|
|
1G,
|
|
0t,
|
|
0D,
|
|
0s&
|
|
0Y&
|
|
1Y-
|
|
1?-
|
|
0T-
|
|
0<-
|
|
0Z&
|
|
0h-
|
|
0=-
|
|
1c-
|
|
1;-
|
|
0O-
|
|
0>-
|
|
1^-
|
|
1@-
|
|
0[&
|
|
1#.
|
|
1A-
|
|
0m-
|
|
0D-
|
|
1w-
|
|
1E-
|
|
0r-
|
|
0B-
|
|
0t&
|
|
0]&
|
|
1W.
|
|
1=.
|
|
0R.
|
|
0:.
|
|
0^&
|
|
0f.
|
|
0;.
|
|
1a.
|
|
19.
|
|
0M.
|
|
0<.
|
|
1\.
|
|
1>.
|
|
0_&
|
|
1!/
|
|
1?.
|
|
0k.
|
|
0B.
|
|
1u.
|
|
1C.
|
|
0p.
|
|
0@.
|
|
0u&
|
|
0a&
|
|
1U/
|
|
1;/
|
|
0P/
|
|
08/
|
|
0b&
|
|
0d/
|
|
09/
|
|
1_/
|
|
17/
|
|
0K/
|
|
0:/
|
|
1Z/
|
|
1</
|
|
0c&
|
|
1}/
|
|
1=/
|
|
0i/
|
|
0@/
|
|
1s/
|
|
1A/
|
|
0n/
|
|
0>/
|
|
0v&
|
|
0e&
|
|
1S0
|
|
190
|
|
0N0
|
|
060
|
|
0f&
|
|
0b0
|
|
070
|
|
1]0
|
|
150
|
|
0I0
|
|
080
|
|
1X0
|
|
1:0
|
|
0g&
|
|
1{0
|
|
1;0
|
|
0g0
|
|
0>0
|
|
1q0
|
|
1?0
|
|
0l0
|
|
0<0
|
|
0w&
|
|
0i&
|
|
1Q1
|
|
171
|
|
0L1
|
|
041
|
|
0j&
|
|
0`1
|
|
051
|
|
1[1
|
|
131
|
|
0G1
|
|
061
|
|
1V1
|
|
181
|
|
0k&
|
|
1y1
|
|
191
|
|
0e1
|
|
0<1
|
|
1o1
|
|
1=1
|
|
0j1
|
|
0:1
|
|
0x&
|
|
0A&
|
|
1O2
|
|
152
|
|
0J2
|
|
022
|
|
0B&
|
|
0^2
|
|
032
|
|
1Y2
|
|
112
|
|
0E2
|
|
042
|
|
1T2
|
|
162
|
|
0C&
|
|
1w2
|
|
172
|
|
0c2
|
|
0:2
|
|
1m2
|
|
1;2
|
|
0h2
|
|
082
|
|
0n&
|
|
0E&
|
|
1M3
|
|
133
|
|
0H3
|
|
003
|
|
0F&
|
|
0\3
|
|
013
|
|
1W3
|
|
1/3
|
|
0C3
|
|
023
|
|
1R3
|
|
143
|
|
0G&
|
|
1u3
|
|
153
|
|
0a3
|
|
083
|
|
1k3
|
|
193
|
|
0f3
|
|
063
|
|
0o&
|
|
0!%
|
|
0k%
|
|
07%
|
|
0v%
|
|
0M%
|
|
0#&
|
|
0]%
|
|
0*&
|
|
0_%
|
|
0+&
|
|
0a%
|
|
0,&
|
|
0c%
|
|
0-&
|
|
0e%
|
|
0.&
|
|
0g%
|
|
0/&
|
|
0i%
|
|
00&
|
|
0#%
|
|
0l%
|
|
0%%
|
|
0m%
|
|
0'%
|
|
0n%
|
|
0)%
|
|
0o%
|
|
0+%
|
|
0p%
|
|
0-%
|
|
0q%
|
|
0/%
|
|
0r%
|
|
01%
|
|
0s%
|
|
03%
|
|
0t%
|
|
05%
|
|
0u%
|
|
09%
|
|
0w%
|
|
0;%
|
|
0x%
|
|
0=%
|
|
0y%
|
|
0?%
|
|
0z%
|
|
0A%
|
|
0{%
|
|
0C%
|
|
0|%
|
|
0E%
|
|
0}%
|
|
0G%
|
|
0~%
|
|
0I%
|
|
0!&
|
|
0K%
|
|
0"&
|
|
0O%
|
|
0$&
|
|
0Q%
|
|
0%&
|
|
0S%
|
|
0&&
|
|
0U%
|
|
0'&
|
|
0W%
|
|
0(&
|
|
0Y%
|
|
0)&
|
|
0[%
|
|
01&
|
|
09&
|
|
03&
|
|
0:&
|
|
05&
|
|
0;&
|
|
07&
|
|
0<&
|
|
1<J
|
|
1(J
|
|
1uI
|
|
1eI
|
|
1^I
|
|
1JI
|
|
19I
|
|
1)I
|
|
1>I
|
|
1*I
|
|
0HI
|
|
0/I
|
|
1CI
|
|
1K$
|
|
1cI
|
|
1KI
|
|
1TI
|
|
1S$
|
|
1zI
|
|
1fI
|
|
0&J
|
|
0kI
|
|
1!J
|
|
1i$
|
|
1AJ
|
|
1)J
|
|
12J
|
|
1u$
|
|
#20
|
|
0q#
|
|
1--
|
|
19*
|
|
0r#
|
|
1+.
|
|
16+
|
|
0o#
|
|
1*.
|
|
15+
|
|
0p#
|
|
1/,
|
|
1;)
|
|
0m#
|
|
1.,
|
|
1:)
|
|
0n#
|
|
1,-
|
|
18*
|
|
0k#
|
|
1+-
|
|
17*
|
|
0l#
|
|
1).
|
|
14+
|
|
0:$
|
|
1#3
|
|
1)0
|
|
0;$
|
|
1!4
|
|
1'1
|
|
08$
|
|
1}3
|
|
1%1
|
|
09$
|
|
1%2
|
|
1+/
|
|
06$
|
|
1#2
|
|
1)/
|
|
07$
|
|
1!3
|
|
1'0
|
|
04$
|
|
1~2
|
|
1&0
|
|
05$
|
|
1|3
|
|
1$1
|
|
0i<
|
|
0_<
|
|
0W>
|
|
0M>
|
|
0k@
|
|
0a@
|
|
0O<
|
|
0E<
|
|
0=>
|
|
03>
|
|
0Q@
|
|
0G@
|
|
0?=
|
|
05=
|
|
0-?
|
|
0#?
|
|
07J
|
|
0'J
|
|
0%=
|
|
0y<
|
|
0q>
|
|
0g>
|
|
0'A
|
|
0{@
|
|
0m=
|
|
0c=
|
|
0a?
|
|
0W?
|
|
0[A
|
|
0QA
|
|
0]=
|
|
0O=
|
|
0G?
|
|
0=?
|
|
0AA
|
|
07A
|
|
0->
|
|
0}=
|
|
0{?
|
|
0q?
|
|
0yA
|
|
0kA
|
|
0YI
|
|
0II
|
|
04I
|
|
0(I
|
|
#30
|
|
1S*
|
|
07+
|
|
1G-
|
|
0,.
|
|
1U)
|
|
0:*
|
|
1I,
|
|
0.-
|
|
#40
|
|
02$
|
|
0TK
|
|
0Y$
|
|
0*$
|
|
0.$
|
|
0"$
|
|
0&$
|
|
0@K
|
|
0M$
|
|
0e#
|
|
0i#
|
|
1'/
|
|
0]#
|
|
0a#
|
|
0U#
|
|
0Y#
|
|
01$
|
|
0OK
|
|
0X$
|
|
0)$
|
|
0-$
|
|
0!$
|
|
0%$
|
|
0;K
|
|
0L$
|
|
0d#
|
|
0h#
|
|
0\#
|
|
0`#
|
|
0T#
|
|
0X#
|
|
00$
|
|
0($
|
|
0JK
|
|
0O$
|
|
0,$
|
|
0~#
|
|
0$$
|
|
0c#
|
|
0g#
|
|
0[#
|
|
0_#
|
|
0S#
|
|
0W#
|
|
0b#
|
|
0f#
|
|
0Z#
|
|
0N#
|
|
1!2
|
|
0^#
|
|
0R#
|
|
0L#
|
|
1%0
|
|
0J,
|
|
1:-
|
|
1L,
|
|
05-
|
|
0A$
|
|
0V)
|
|
1F*
|
|
1X)
|
|
0A*
|
|
0>$
|
|
0V#
|
|
0M#
|
|
1#1
|
|
0H-
|
|
18.
|
|
1J-
|
|
03.
|
|
0B$
|
|
0T*
|
|
0>+
|
|
0?$
|
|
0/$
|
|
0'$
|
|
0EK
|
|
0N$
|
|
0+$
|
|
0}#
|
|
0t#
|
|
1=)
|
|
0u#
|
|
1;*
|
|
0#$
|
|
0':
|
|
0{9
|
|
0'9
|
|
0w8
|
|
0o:
|
|
0e:
|
|
0_;
|
|
0U;
|
|
079
|
|
0-9
|
|
0y;
|
|
0o;
|
|
0Q9
|
|
0G9
|
|
0+;
|
|
0!;
|
|
0A:
|
|
07:
|
|
0k9
|
|
0a9
|
|
0E;
|
|
0;;
|
|
0_:
|
|
0Q:
|
|
0P#
|
|
1{3
|
|
0O#
|
|
1}2
|
|
0Q#
|
|
0x#
|
|
1/-
|
|
#50
|
|
1=2
|
|
0"3
|
|
1;3
|
|
0~3
|
|
1A0
|
|
0&1
|
|
1C/
|
|
0(0
|
|
1?1
|
|
0$2
|
|
1E.
|
|
0*/
|
|
#60
|
|
0F.
|
|
16/
|
|
1H.
|
|
01/
|
|
0[$
|
|
0@1
|
|
102
|
|
1B1
|
|
0+2
|
|
0^$
|
|
0D/
|
|
140
|
|
1F/
|
|
0/0
|
|
0\$
|
|
0B0
|
|
121
|
|
1D0
|
|
0-1
|
|
0]$
|
|
0<3
|
|
1,4
|
|
1>3
|
|
0'4
|
|
0`$
|
|
0>2
|
|
1.3
|
|
1@2
|
|
0)3
|
|
0_$
|
|
#2500
|
|
0"
|
|
#5000
|
|
1"
|
|
#7500
|
|
0"
|
|
1#
|
|
1H#
|
|
1G#
|
|
1F#
|
|
1I#
|
|
#10000
|
|
1"
|
|
#12500
|
|
0"
|
|
0H#
|
|
0G#
|
|
0F#
|
|
0I#
|
|
#15000
|
|
1"
|
|
#17500
|
|
0"
|
|
#20000
|
|
1"
|
|
#22500
|
|
0"
|
|
#25000
|
|
1"
|
|
#27500
|
|
0"
|
|
#30000
|
|
1"
|
|
#32500
|
|
0"
|
|
#35000
|
|
1"
|
|
#37500
|
|
0"
|
|
#40000
|
|
1"
|
|
#42500
|
|
0"
|
|
#45000
|
|
1"
|
|
#47500
|
|
0"
|
|
#50000
|
|
1"
|
|
#52500
|
|
0"
|
|
#55000
|
|
1"
|
|
#57500
|
|
0"
|
|
#60000
|
|
1"
|
|
#62500
|
|
0"
|
|
#65000
|
|
1"
|
|
#67500
|
|
0"
|
|
#70000
|
|
1"
|
|
#72500
|
|
0"
|
|
#75000
|
|
1"
|
|
#77500
|
|
0"
|
|
#80000
|
|
1"
|
|
#82500
|
|
0"
|
|
#85000
|
|
1"
|
|
#85010
|
|
1E#
|
|
1D#
|
|
#87500
|
|
0"
|
|
#90000
|
|
1"
|
|
#90010
|
|
0E#
|
|
0D#
|
|
#92500
|
|
0"
|
|
#95000
|
|
1"
|
|
#97500
|
|
0"
|
|
#100000
|
|
1"
|
|
#102500
|
|
0"
|
|
#105000
|
|
1"
|
|
#107500
|
|
0"
|
|
#110000
|
|
1"
|
|
#112500
|
|
0"
|
|
#115000
|
|
1"
|
|
#117500
|
|
0"
|
|
#120000
|
|
1"
|
|
#122500
|
|
0"
|
|
#125000
|
|
1"
|
|
#127500
|
|
0"
|
|
#130000
|
|
1"
|
|
#132500
|
|
0"
|
|
#135000
|
|
1"
|
|
#137500
|
|
0"
|
|
#140000
|
|
1"
|
|
#142500
|
|
0"
|
|
#145000
|
|
1"
|
|
#147500
|
|
0"
|
|
#150000
|
|
1"
|
|
#152500
|
|
0"
|
|
#155000
|
|
1"
|
|
#157500
|
|
0"
|
|
#160000
|
|
1"
|
|
#162500
|
|
0"
|
|
#165000
|
|
1"
|
|
#165010
|
|
1C#
|
|
1B#
|
|
#167500
|
|
0"
|
|
#170000
|
|
1"
|
|
#170010
|
|
0C#
|
|
0B#
|
|
#172500
|
|
0"
|
|
#175000
|
|
1"
|
|
#177500
|
|
0"
|
|
#180000
|
|
1"
|
|
#182500
|
|
0"
|
|
#185000
|
|
1"
|
|
#187500
|
|
0"
|
|
#190000
|
|
1"
|
|
#192500
|
|
0"
|
|
#195000
|
|
1"
|
|
#197500
|
|
0"
|
|
#200000
|
|
1"
|
|
#202500
|
|
0"
|
|
#205000
|
|
1"
|
|
#207500
|
|
0"
|
|
#210000
|
|
1"
|
|
#212500
|
|
0"
|
|
#215000
|
|
1"
|
|
#217500
|
|
0"
|
|
#220000
|
|
1"
|
|
#222500
|
|
0"
|
|
#225000
|
|
1"
|
|
#227500
|
|
0"
|
|
#230000
|
|
1"
|
|
#232500
|
|
0"
|
|
#235000
|
|
1"
|
|
#237500
|
|
0"
|
|
#240000
|
|
1"
|
|
#242500
|
|
0"
|
|
#245000
|
|
1"
|
|
#245010
|
|
1A#
|
|
1@#
|
|
#247500
|
|
0"
|
|
#250000
|
|
1"
|
|
#250010
|
|
0A#
|
|
0@#
|
|
#252500
|
|
0"
|
|
#255000
|
|
1"
|
|
#257500
|
|
0"
|
|
#260000
|
|
1"
|
|
#262500
|
|
0"
|
|
#265000
|
|
1"
|
|
#267500
|
|
0"
|
|
#270000
|
|
1"
|
|
#272500
|
|
0"
|
|
#275000
|
|
1"
|
|
#277500
|
|
0"
|
|
#280000
|
|
1"
|
|
#282500
|
|
0"
|
|
#285000
|
|
1"
|
|
#287500
|
|
0"
|
|
#290000
|
|
1"
|
|
#292500
|
|
0"
|
|
#295000
|
|
1"
|
|
#297500
|
|
0"
|
|
#300000
|
|
1"
|
|
#302500
|
|
0"
|
|
#305000
|
|
1"
|
|
#307500
|
|
0"
|
|
#310000
|
|
1"
|
|
#312500
|
|
0"
|
|
#315000
|
|
1"
|
|
#317500
|
|
0"
|
|
#320000
|
|
1"
|
|
#322500
|
|
0"
|
|
#325000
|
|
1"
|
|
#325010
|
|
1?#
|
|
1>#
|
|
#327500
|
|
0"
|
|
#330000
|
|
1"
|
|
#330010
|
|
0?#
|
|
0>#
|
|
#332500
|
|
0"
|
|
#335000
|
|
1"
|
|
#337500
|
|
0"
|
|
#340000
|
|
1"
|
|
#342500
|
|
0"
|
|
#345000
|
|
1"
|
|
#347500
|
|
0"
|
|
#350000
|
|
1"
|
|
#352500
|
|
0"
|
|
#355000
|
|
1"
|
|
#357500
|
|
0"
|
|
#360000
|
|
1"
|
|
#362500
|
|
0"
|
|
#365000
|
|
1"
|
|
#367500
|
|
0"
|
|
#370000
|
|
1"
|
|
#372500
|
|
0"
|
|
#375000
|
|
1"
|
|
#377500
|
|
0"
|
|
#380000
|
|
1"
|
|
#382500
|
|
0"
|
|
#385000
|
|
1"
|
|
#387500
|
|
0"
|
|
#390000
|
|
1"
|
|
#392500
|
|
0"
|
|
#395000
|
|
1"
|
|
#397500
|
|
0"
|
|
#400000
|
|
1"
|
|
#402500
|
|
0"
|
|
#405000
|
|
1"
|
|
#405010
|
|
1=#
|
|
1<#
|
|
#407500
|
|
0"
|
|
#410000
|
|
1"
|
|
#410010
|
|
0=#
|
|
0<#
|
|
#412500
|
|
0"
|
|
#415000
|
|
1"
|
|
#417500
|
|
0"
|
|
#420000
|
|
1"
|
|
#422500
|
|
0"
|
|
#425000
|
|
1"
|
|
#427500
|
|
0"
|
|
#430000
|
|
1"
|
|
#432500
|
|
0"
|
|
#435000
|
|
1"
|
|
#437500
|
|
0"
|
|
#440000
|
|
1"
|
|
#442500
|
|
0"
|
|
#445000
|
|
1"
|
|
#447500
|
|
0"
|
|
#450000
|
|
1"
|
|
#452500
|
|
0"
|
|
#455000
|
|
1"
|
|
#457500
|
|
0"
|
|
#460000
|
|
1"
|
|
#462500
|
|
0"
|
|
#465000
|
|
1"
|
|
#467500
|
|
0"
|
|
#470000
|
|
1"
|
|
#472500
|
|
0"
|
|
#475000
|
|
1"
|
|
#477500
|
|
0"
|
|
#480000
|
|
1"
|
|
#482500
|
|
0"
|
|
#485000
|
|
1"
|
|
#485010
|
|
1;#
|
|
1:#
|
|
#487500
|
|
0"
|
|
#490000
|
|
1"
|
|
#490010
|
|
0;#
|
|
0:#
|
|
#492500
|
|
0"
|
|
#495000
|
|
1"
|
|
#497500
|
|
0"
|
|
#500000
|
|
1"
|
|
#502500
|
|
0"
|
|
#505000
|
|
1"
|
|
#507500
|
|
0"
|
|
#510000
|
|
1"
|
|
#512500
|
|
0"
|
|
#515000
|
|
1"
|
|
#517500
|
|
0"
|
|
#520000
|
|
1"
|
|
#522500
|
|
0"
|
|
#525000
|
|
1"
|
|
#527500
|
|
0"
|
|
#530000
|
|
1"
|
|
#532500
|
|
0"
|
|
#535000
|
|
1"
|
|
#537500
|
|
0"
|
|
#540000
|
|
1"
|
|
#542500
|
|
0"
|
|
#545000
|
|
1"
|
|
#547500
|
|
0"
|
|
#550000
|
|
1"
|
|
#552500
|
|
0"
|
|
#555000
|
|
1"
|
|
#557500
|
|
0"
|
|
#560000
|
|
1"
|
|
#562500
|
|
0"
|
|
#565000
|
|
1"
|
|
#565010
|
|
19#
|
|
18#
|
|
#567500
|
|
0"
|
|
#570000
|
|
1"
|
|
#570010
|
|
09#
|
|
08#
|
|
#572500
|
|
0"
|
|
#575000
|
|
1"
|
|
#577500
|
|
0"
|
|
#580000
|
|
1"
|
|
#582500
|
|
0"
|
|
#585000
|
|
1"
|
|
#587500
|
|
0"
|
|
#590000
|
|
1"
|
|
#592500
|
|
0"
|
|
#595000
|
|
1"
|
|
#597500
|
|
0"
|
|
#600000
|
|
1"
|
|
#602500
|
|
0"
|
|
#605000
|
|
1"
|
|
#607500
|
|
0"
|
|
#610000
|
|
1"
|
|
#612500
|
|
0"
|
|
#615000
|
|
1"
|
|
#617500
|
|
0"
|
|
#620000
|
|
1"
|
|
#622500
|
|
0"
|
|
#625000
|
|
1"
|
|
#627500
|
|
0"
|
|
#630000
|
|
1"
|
|
#632500
|
|
0"
|
|
#635000
|
|
1"
|
|
#637500
|
|
0"
|
|
#640000
|
|
1"
|
|
#642500
|
|
0"
|
|
#645000
|
|
1"
|
|
#645010
|
|
17#
|
|
16#
|
|
#647500
|
|
0"
|
|
#650000
|
|
1"
|
|
#650010
|
|
07#
|
|
06#
|
|
#652500
|
|
0"
|
|
#655000
|
|
1"
|
|
#657500
|
|
0"
|
|
#660000
|
|
1"
|
|
#662500
|
|
0"
|
|
#665000
|
|
1"
|
|
#667500
|
|
0"
|
|
#670000
|
|
1"
|
|
#672500
|
|
0"
|
|
#675000
|
|
1"
|
|
#677500
|
|
0"
|
|
#680000
|
|
1"
|
|
#682500
|
|
0"
|
|
#685000
|
|
1"
|
|
#687500
|
|
0"
|
|
#690000
|
|
1"
|
|
#692500
|
|
0"
|
|
#695000
|
|
1"
|
|
#697500
|
|
0"
|
|
#700000
|
|
1"
|
|
#702500
|
|
0"
|
|
#705000
|
|
1"
|
|
#707500
|
|
0"
|
|
#710000
|
|
1"
|
|
#712500
|
|
0"
|
|
#715000
|
|
1"
|
|
#717500
|
|
0"
|
|
#720000
|
|
1"
|
|
#722500
|
|
0"
|
|
#725000
|
|
1"
|
|
#725010
|
|
15#
|
|
14#
|
|
#727500
|
|
0"
|
|
#730000
|
|
1"
|
|
#730010
|
|
05#
|
|
04#
|
|
#732500
|
|
0"
|
|
#735000
|
|
1"
|
|
#737500
|
|
0"
|
|
#740000
|
|
1"
|
|
#742500
|
|
0"
|
|
#745000
|
|
1"
|
|
#747500
|
|
0"
|
|
#750000
|
|
1"
|
|
#752500
|
|
0"
|
|
#755000
|
|
1"
|
|
#757500
|
|
0"
|
|
#760000
|
|
1"
|
|
#762500
|
|
0"
|
|
#765000
|
|
1"
|
|
#767500
|
|
0"
|
|
#770000
|
|
1"
|
|
#772500
|
|
0"
|
|
#775000
|
|
1"
|
|
#777500
|
|
0"
|
|
#780000
|
|
1"
|
|
#782500
|
|
0"
|
|
#785000
|
|
1"
|
|
#787500
|
|
0"
|
|
#790000
|
|
1"
|
|
#792500
|
|
0"
|
|
#795000
|
|
1"
|
|
#797500
|
|
0"
|
|
#800000
|
|
1"
|
|
#802500
|
|
0"
|
|
#805000
|
|
1"
|
|
#805010
|
|
13#
|
|
12#
|
|
#807500
|
|
0"
|
|
#810000
|
|
1"
|
|
#810010
|
|
03#
|
|
02#
|
|
#812500
|
|
0"
|
|
#815000
|
|
1"
|
|
#817500
|
|
0"
|
|
#820000
|
|
1"
|
|
#822500
|
|
0"
|
|
#825000
|
|
1"
|
|
#827500
|
|
0"
|
|
#830000
|
|
1"
|
|
#832500
|
|
0"
|
|
#835000
|
|
1"
|
|
#837500
|
|
0"
|
|
#840000
|
|
1"
|
|
#842500
|
|
0"
|
|
#845000
|
|
1"
|
|
#847500
|
|
0"
|
|
#850000
|
|
1"
|
|
#852500
|
|
0"
|
|
#855000
|
|
1"
|
|
#857500
|
|
0"
|
|
#860000
|
|
1"
|
|
#862500
|
|
0"
|
|
#865000
|
|
1"
|
|
#867500
|
|
0"
|
|
#870000
|
|
1"
|
|
#872500
|
|
0"
|
|
#875000
|
|
1"
|
|
#877500
|
|
0"
|
|
#880000
|
|
1"
|
|
#882500
|
|
0"
|
|
#885000
|
|
1"
|
|
#885010
|
|
11#
|
|
10#
|
|
#887500
|
|
0"
|
|
#890000
|
|
1"
|
|
#890010
|
|
01#
|
|
00#
|
|
#892500
|
|
0"
|
|
#895000
|
|
1"
|
|
#897500
|
|
0"
|
|
#900000
|
|
1"
|
|
#902500
|
|
0"
|
|
#905000
|
|
1"
|
|
#907500
|
|
0"
|
|
#910000
|
|
1"
|
|
#912500
|
|
0"
|
|
#915000
|
|
1"
|
|
#917500
|
|
0"
|
|
#920000
|
|
1"
|
|
#922500
|
|
0"
|
|
#925000
|
|
1"
|
|
#927500
|
|
0"
|
|
#930000
|
|
1"
|
|
#932500
|
|
0"
|
|
#935000
|
|
1"
|
|
#937500
|
|
0"
|
|
#940000
|
|
1"
|
|
#942500
|
|
0"
|
|
#945000
|
|
1"
|
|
#947500
|
|
0"
|
|
#950000
|
|
1"
|
|
#952500
|
|
0"
|
|
#955000
|
|
1"
|
|
#957500
|
|
0"
|
|
#960000
|
|
1"
|
|
#962500
|
|
0"
|
|
#965000
|
|
1"
|
|
#965010
|
|
1.#
|
|
1-#
|
|
1,#
|
|
1+#
|
|
#967500
|
|
0"
|
|
#970000
|
|
1"
|
|
#970010
|
|
0.#
|
|
0-#
|
|
0,#
|
|
0+#
|
|
#972500
|
|
0"
|
|
#975000
|
|
1"
|
|
#977500
|
|
0"
|
|
#980000
|
|
1"
|
|
#982500
|
|
0"
|
|
#985000
|
|
1"
|
|
#987500
|
|
0"
|
|
#990000
|
|
1"
|
|
#992500
|
|
0"
|
|
#995000
|
|
1"
|
|
#997500
|
|
0"
|
|
#1000000
|
|
1"
|
|
#1002500
|
|
0"
|
|
#1005000
|
|
1"
|
|
#1007500
|
|
0"
|
|
#1010000
|
|
1"
|
|
#1012500
|
|
0"
|
|
#1015000
|
|
1"
|
|
#1017500
|
|
0"
|
|
#1020000
|
|
1"
|
|
#1022500
|
|
0"
|
|
#1025000
|
|
1"
|
|
#1027500
|
|
0"
|
|
#1030000
|
|
1"
|
|
#1032500
|
|
0"
|
|
#1035000
|
|
1"
|
|
#1037500
|
|
0"
|
|
#1040000
|
|
1"
|
|
#1042500
|
|
0"
|
|
#1045000
|
|
1"
|
|
#1045010
|
|
1*#
|
|
1)#
|
|
#1047500
|
|
0"
|
|
#1050000
|
|
1"
|
|
#1050010
|
|
0*#
|
|
0)#
|
|
#1052500
|
|
0"
|
|
#1055000
|
|
1"
|
|
#1057500
|
|
0"
|
|
#1060000
|
|
1"
|
|
#1062500
|
|
0"
|
|
#1065000
|
|
1"
|
|
#1067500
|
|
0"
|
|
#1070000
|
|
1"
|
|
#1072500
|
|
0"
|
|
#1075000
|
|
1"
|
|
#1077500
|
|
0"
|
|
#1080000
|
|
1"
|
|
#1082500
|
|
0"
|
|
#1085000
|
|
1"
|
|
#1087500
|
|
0"
|
|
#1090000
|
|
1"
|
|
#1092500
|
|
0"
|
|
#1095000
|
|
1"
|
|
#1097500
|
|
0"
|
|
#1100000
|
|
1"
|
|
#1102500
|
|
0"
|
|
#1105000
|
|
1"
|
|
#1107500
|
|
0"
|
|
#1110000
|
|
1"
|
|
#1112500
|
|
0"
|
|
#1115000
|
|
1"
|
|
#1117500
|
|
0"
|
|
#1120000
|
|
1"
|
|
#1122500
|
|
0"
|
|
#1125000
|
|
1"
|
|
#1125010
|
|
1(#
|
|
1'#
|
|
#1127500
|
|
0"
|
|
#1130000
|
|
1"
|
|
#1130010
|
|
0(#
|
|
0'#
|
|
#1132500
|
|
0"
|
|
#1135000
|
|
1"
|
|
#1137500
|
|
0"
|
|
#1140000
|
|
1"
|
|
#1142500
|
|
0"
|
|
#1145000
|
|
1"
|
|
#1147500
|
|
0"
|
|
#1150000
|
|
1"
|
|
#1152500
|
|
0"
|
|
#1155000
|
|
1"
|
|
#1157500
|
|
0"
|
|
#1160000
|
|
1"
|
|
#1162500
|
|
0"
|
|
#1165000
|
|
1"
|
|
#1167500
|
|
0"
|
|
#1170000
|
|
1"
|
|
#1172500
|
|
0"
|
|
#1175000
|
|
1"
|
|
#1177500
|
|
0"
|
|
#1180000
|
|
1"
|
|
#1182500
|
|
0"
|
|
#1185000
|
|
1"
|
|
#1187500
|
|
0"
|
|
#1190000
|
|
1"
|
|
#1192500
|
|
0"
|
|
#1195000
|
|
1"
|
|
#1197500
|
|
0"
|
|
#1200000
|
|
1"
|
|
#1202500
|
|
0"
|
|
#1205000
|
|
1"
|
|
#1205010
|
|
1&#
|
|
1%#
|
|
#1207500
|
|
0"
|
|
#1210000
|
|
1"
|
|
#1210010
|
|
0&#
|
|
0%#
|
|
#1212500
|
|
0"
|
|
#1215000
|
|
1"
|
|
#1217500
|
|
0"
|
|
#1220000
|
|
1"
|
|
#1222500
|
|
0"
|
|
#1225000
|
|
1"
|
|
#1227500
|
|
0"
|
|
#1230000
|
|
1"
|
|
#1232500
|
|
0"
|
|
#1235000
|
|
1"
|
|
#1237500
|
|
0"
|
|
#1240000
|
|
1"
|
|
#1242500
|
|
0"
|
|
#1245000
|
|
1"
|
|
#1247500
|
|
0"
|
|
#1250000
|
|
1"
|
|
#1252500
|
|
0"
|
|
#1255000
|
|
1"
|
|
#1257500
|
|
0"
|
|
#1260000
|
|
1"
|
|
#1262500
|
|
0"
|
|
#1265000
|
|
1"
|
|
#1267500
|
|
0"
|
|
#1270000
|
|
1"
|
|
#1272500
|
|
0"
|
|
#1275000
|
|
1"
|
|
#1277500
|
|
0"
|
|
#1280000
|
|
1"
|
|
#1282500
|
|
0"
|
|
#1285000
|
|
1"
|
|
#1285010
|
|
1$#
|
|
1##
|
|
#1287500
|
|
0"
|
|
#1290000
|
|
1"
|
|
#1290010
|
|
0$#
|
|
0##
|
|
#1292500
|
|
0"
|
|
#1295000
|
|
1"
|
|
#1297500
|
|
0"
|
|
#1300000
|
|
1"
|
|
#1302500
|
|
0"
|
|
#1305000
|
|
1"
|
|
#1307500
|
|
0"
|
|
#1310000
|
|
1"
|
|
#1312500
|
|
0"
|
|
#1315000
|
|
1"
|
|
#1317500
|
|
0"
|
|
#1320000
|
|
1"
|
|
#1322500
|
|
0"
|
|
#1325000
|
|
1"
|
|
#1327500
|
|
0"
|
|
#1330000
|
|
1"
|
|
#1332500
|
|
0"
|
|
#1335000
|
|
1"
|
|
#1337500
|
|
0"
|
|
#1340000
|
|
1"
|
|
#1342500
|
|
0"
|
|
#1345000
|
|
1"
|
|
#1347500
|
|
0"
|
|
#1350000
|
|
1"
|
|
#1352500
|
|
0"
|
|
#1355000
|
|
1"
|
|
#1357500
|
|
0"
|
|
#1360000
|
|
1"
|
|
#1362500
|
|
0"
|
|
#1365000
|
|
1"
|
|
#1365010
|
|
1"#
|
|
1!#
|
|
#1367500
|
|
0"
|
|
#1370000
|
|
1"
|
|
#1370010
|
|
0"#
|
|
0!#
|
|
#1372500
|
|
0"
|
|
#1375000
|
|
1"
|
|
#1377500
|
|
0"
|
|
#1380000
|
|
1"
|
|
#1382500
|
|
0"
|
|
#1385000
|
|
1"
|
|
#1387500
|
|
0"
|
|
#1390000
|
|
1"
|
|
#1392500
|
|
0"
|
|
#1395000
|
|
1"
|
|
#1397500
|
|
0"
|
|
#1400000
|
|
1"
|
|
#1402500
|
|
0"
|
|
#1405000
|
|
1"
|
|
#1407500
|
|
0"
|
|
#1410000
|
|
1"
|
|
#1412500
|
|
0"
|
|
#1415000
|
|
1"
|
|
#1417500
|
|
0"
|
|
#1420000
|
|
1"
|
|
#1422500
|
|
0"
|
|
#1425000
|
|
1"
|
|
#1427500
|
|
0"
|
|
#1430000
|
|
1"
|
|
#1432500
|
|
0"
|
|
#1435000
|
|
1"
|
|
#1437500
|
|
0"
|
|
#1440000
|
|
1"
|
|
#1442500
|
|
0"
|
|
#1445000
|
|
1"
|
|
#1445010
|
|
1~"
|
|
1}"
|
|
#1447500
|
|
0"
|
|
#1450000
|
|
1"
|
|
#1450010
|
|
0~"
|
|
0}"
|
|
#1452500
|
|
0"
|
|
#1455000
|
|
1"
|
|
#1457500
|
|
0"
|
|
#1460000
|
|
1"
|
|
#1462500
|
|
0"
|
|
#1465000
|
|
1"
|
|
#1467500
|
|
0"
|
|
#1470000
|
|
1"
|
|
#1472500
|
|
0"
|
|
#1475000
|
|
1"
|
|
#1477500
|
|
0"
|
|
#1480000
|
|
1"
|
|
#1482500
|
|
0"
|
|
#1485000
|
|
1"
|
|
#1487500
|
|
0"
|
|
#1490000
|
|
1"
|
|
#1492500
|
|
0"
|
|
#1495000
|
|
1"
|
|
#1497500
|
|
0"
|
|
#1500000
|
|
1"
|
|
#1502500
|
|
0"
|
|
#1505000
|
|
1"
|
|
#1507500
|
|
0"
|
|
#1510000
|
|
1"
|
|
#1512500
|
|
0"
|
|
#1515000
|
|
1"
|
|
#1517500
|
|
0"
|
|
#1520000
|
|
1"
|
|
#1522500
|
|
0"
|
|
#1525000
|
|
1"
|
|
#1525010
|
|
1|"
|
|
1{"
|
|
#1527500
|
|
0"
|
|
#1530000
|
|
1"
|
|
#1530010
|
|
0|"
|
|
0{"
|
|
#1532500
|
|
0"
|
|
#1535000
|
|
1"
|
|
#1537500
|
|
0"
|
|
#1540000
|
|
1"
|
|
#1542500
|
|
0"
|
|
#1545000
|
|
1"
|
|
#1547500
|
|
0"
|
|
#1550000
|
|
1"
|
|
#1552500
|
|
0"
|
|
#1555000
|
|
1"
|
|
#1557500
|
|
0"
|
|
#1560000
|
|
1"
|
|
#1562500
|
|
0"
|
|
#1565000
|
|
1"
|
|
#1567500
|
|
0"
|
|
#1570000
|
|
1"
|
|
#1572500
|
|
0"
|
|
#1575000
|
|
1"
|
|
#1577500
|
|
0"
|
|
#1580000
|
|
1"
|
|
#1582500
|
|
0"
|
|
#1585000
|
|
1"
|
|
#1587500
|
|
0"
|
|
#1590000
|
|
1"
|
|
#1592500
|
|
0"
|
|
#1595000
|
|
1"
|
|
#1597500
|
|
0"
|
|
#1600000
|
|
1"
|
|
#1602500
|
|
0"
|
|
#1605000
|
|
1"
|
|
#1605010
|
|
1z"
|
|
1y"
|
|
#1607500
|
|
0"
|
|
#1610000
|
|
1"
|
|
#1610010
|
|
0z"
|
|
0y"
|
|
#1612500
|
|
0"
|
|
#1615000
|
|
1"
|
|
#1617500
|
|
0"
|
|
#1620000
|
|
1"
|
|
#1622500
|
|
0"
|
|
#1625000
|
|
1"
|
|
#1627500
|
|
0"
|
|
#1630000
|
|
1"
|
|
#1632500
|
|
0"
|
|
#1635000
|
|
1"
|
|
#1637500
|
|
0"
|
|
#1640000
|
|
1"
|
|
#1642500
|
|
0"
|
|
#1645000
|
|
1"
|
|
#1647500
|
|
0"
|
|
#1650000
|
|
1"
|
|
#1652500
|
|
0"
|
|
#1655000
|
|
1"
|
|
#1657500
|
|
0"
|
|
#1660000
|
|
1"
|
|
#1662500
|
|
0"
|
|
#1665000
|
|
1"
|
|
#1667500
|
|
0"
|
|
#1670000
|
|
1"
|
|
#1672500
|
|
0"
|
|
#1675000
|
|
1"
|
|
#1677500
|
|
0"
|
|
#1680000
|
|
1"
|
|
#1682500
|
|
0"
|
|
#1685000
|
|
1"
|
|
#1685010
|
|
1x"
|
|
1w"
|
|
#1687500
|
|
0"
|
|
#1690000
|
|
1"
|
|
#1690010
|
|
0x"
|
|
0w"
|
|
#1692500
|
|
0"
|
|
#1695000
|
|
1"
|
|
#1697500
|
|
0"
|
|
#1700000
|
|
1"
|
|
#1702500
|
|
0"
|
|
#1705000
|
|
1"
|
|
#1707500
|
|
0"
|
|
#1710000
|
|
1"
|
|
#1712500
|
|
0"
|
|
#1715000
|
|
1"
|
|
#1717500
|
|
0"
|
|
#1720000
|
|
1"
|
|
#1722500
|
|
0"
|
|
#1725000
|
|
1"
|
|
#1727500
|
|
0"
|
|
#1730000
|
|
1"
|
|
#1732500
|
|
0"
|
|
#1735000
|
|
1"
|
|
#1737500
|
|
0"
|
|
#1740000
|
|
1"
|
|
#1742500
|
|
0"
|
|
#1745000
|
|
1"
|
|
#1747500
|
|
0"
|
|
#1750000
|
|
1"
|
|
#1752500
|
|
0"
|
|
#1755000
|
|
1"
|
|
#1757500
|
|
0"
|
|
#1760000
|
|
1"
|
|
#1762500
|
|
0"
|
|
#1765000
|
|
1"
|
|
#1765010
|
|
1v"
|
|
1u"
|
|
#1767500
|
|
0"
|
|
#1770000
|
|
1"
|
|
#1770010
|
|
0v"
|
|
0u"
|
|
#1772500
|
|
0"
|
|
#1775000
|
|
1"
|
|
#1777500
|
|
0"
|
|
#1780000
|
|
1"
|
|
#1782500
|
|
0"
|
|
#1785000
|
|
1"
|
|
#1787500
|
|
0"
|
|
#1790000
|
|
1"
|
|
#1792500
|
|
0"
|
|
#1795000
|
|
1"
|
|
#1797500
|
|
0"
|
|
#1800000
|
|
1"
|
|
#1802500
|
|
0"
|
|
#1805000
|
|
1"
|
|
#1807500
|
|
0"
|
|
#1810000
|
|
1"
|
|
#1812500
|
|
0"
|
|
#1815000
|
|
1"
|
|
#1817500
|
|
0"
|
|
#1820000
|
|
1"
|
|
#1822500
|
|
0"
|
|
#1825000
|
|
1"
|
|
#1827500
|
|
0"
|
|
#1830000
|
|
1"
|
|
#1832500
|
|
0"
|
|
#1835000
|
|
1"
|
|
#1837500
|
|
0"
|
|
#1840000
|
|
1"
|
|
#1842500
|
|
0"
|
|
#1845000
|
|
1"
|
|
#1845010
|
|
1t"
|
|
1s"
|
|
#1847500
|
|
0"
|
|
#1850000
|
|
1"
|
|
#1850010
|
|
0t"
|
|
0s"
|
|
#1852500
|
|
0"
|
|
#1855000
|
|
1"
|
|
#1857500
|
|
0"
|
|
#1860000
|
|
1"
|
|
#1862500
|
|
0"
|
|
#1865000
|
|
1"
|
|
#1867500
|
|
0"
|
|
#1870000
|
|
1"
|
|
#1872500
|
|
0"
|
|
#1875000
|
|
1"
|
|
#1877500
|
|
0"
|
|
#1880000
|
|
1"
|
|
#1882500
|
|
0"
|
|
#1885000
|
|
1"
|
|
#1887500
|
|
0"
|
|
#1890000
|
|
1"
|
|
#1892500
|
|
0"
|
|
#1895000
|
|
1"
|
|
#1897500
|
|
0"
|
|
#1900000
|
|
1"
|
|
#1902500
|
|
0"
|
|
#1905000
|
|
1"
|
|
#1907500
|
|
0"
|
|
#1910000
|
|
1"
|
|
#1912500
|
|
0"
|
|
#1915000
|
|
1"
|
|
#1917500
|
|
0"
|
|
#1920000
|
|
1"
|
|
#1922500
|
|
0"
|
|
#1925000
|
|
1"
|
|
#1925010
|
|
1r"
|
|
1q"
|
|
1p"
|
|
1o"
|
|
#1927500
|
|
0"
|
|
#1930000
|
|
1"
|
|
#1930010
|
|
0r"
|
|
0q"
|
|
0p"
|
|
0o"
|
|
#1932500
|
|
0"
|
|
#1935000
|
|
1"
|
|
#1937500
|
|
0"
|
|
#1940000
|
|
1"
|
|
#1942500
|
|
0"
|
|
#1945000
|
|
1"
|
|
#1947500
|
|
0"
|
|
#1950000
|
|
1"
|
|
#1952500
|
|
0"
|
|
#1955000
|
|
1"
|
|
#1957500
|
|
0"
|
|
#1960000
|
|
1"
|
|
#1962500
|
|
0"
|
|
#1965000
|
|
1"
|
|
#1967500
|
|
0"
|
|
#1970000
|
|
1"
|
|
#1972500
|
|
0"
|
|
#1975000
|
|
1"
|
|
#1977500
|
|
0"
|
|
#1980000
|
|
1"
|
|
#1982500
|
|
0"
|
|
#1985000
|
|
1"
|
|
#1987500
|
|
0"
|
|
#1990000
|
|
1"
|
|
#1992500
|
|
0"
|
|
#1995000
|
|
1"
|
|
#1997500
|
|
0"
|
|
#2000000
|
|
1"
|
|
#2002500
|
|
0"
|
|
#2005000
|
|
1"
|
|
#2005010
|
|
1n"
|
|
1m"
|
|
#2007500
|
|
0"
|
|
#2010000
|
|
1"
|
|
#2010010
|
|
0n"
|
|
0m"
|
|
#2012500
|
|
0"
|
|
#2015000
|
|
1"
|
|
#2017500
|
|
0"
|
|
#2020000
|
|
1"
|
|
#2022500
|
|
0"
|
|
#2025000
|
|
1"
|
|
#2027500
|
|
0"
|
|
#2030000
|
|
1"
|
|
#2032500
|
|
0"
|
|
#2035000
|
|
1"
|
|
#2037500
|
|
0"
|
|
#2040000
|
|
1"
|
|
#2042500
|
|
0"
|
|
#2045000
|
|
1"
|
|
#2047500
|
|
0"
|
|
#2050000
|
|
1"
|
|
#2052500
|
|
0"
|
|
#2055000
|
|
1"
|
|
#2057500
|
|
0"
|
|
#2060000
|
|
1"
|
|
#2062500
|
|
0"
|
|
#2065000
|
|
1"
|
|
#2067500
|
|
0"
|
|
#2070000
|
|
1"
|
|
#2072500
|
|
0"
|
|
#2075000
|
|
1"
|
|
#2077500
|
|
0"
|
|
#2080000
|
|
1"
|
|
#2082500
|
|
0"
|
|
#2085000
|
|
1"
|
|
#2085010
|
|
1l"
|
|
1k"
|
|
#2087500
|
|
0"
|
|
#2090000
|
|
1"
|
|
#2090010
|
|
0l"
|
|
0k"
|
|
#2092500
|
|
0"
|
|
#2095000
|
|
1"
|
|
#2097500
|
|
0"
|
|
#2100000
|
|
1"
|
|
#2102500
|
|
0"
|
|
#2105000
|
|
1"
|
|
#2107500
|
|
0"
|
|
#2110000
|
|
1"
|
|
#2112500
|
|
0"
|
|
#2115000
|
|
1"
|
|
#2117500
|
|
0"
|
|
#2120000
|
|
1"
|
|
#2122500
|
|
0"
|
|
#2125000
|
|
1"
|
|
#2127500
|
|
0"
|
|
#2130000
|
|
1"
|
|
#2132500
|
|
0"
|
|
#2135000
|
|
1"
|
|
#2137500
|
|
0"
|
|
#2140000
|
|
1"
|
|
#2142500
|
|
0"
|
|
#2145000
|
|
1"
|
|
#2147500
|
|
0"
|
|
#2150000
|
|
1"
|
|
#2152500
|
|
0"
|
|
#2155000
|
|
1"
|
|
#2157500
|
|
0"
|
|
#2160000
|
|
1"
|
|
#2162500
|
|
0"
|
|
#2165000
|
|
1"
|
|
#2165010
|
|
1j"
|
|
1i"
|
|
#2167500
|
|
0"
|
|
#2170000
|
|
1"
|
|
#2170010
|
|
0j"
|
|
0i"
|
|
#2172500
|
|
0"
|
|
#2175000
|
|
1"
|
|
#2177500
|
|
0"
|
|
#2180000
|
|
1"
|
|
#2182500
|
|
0"
|
|
#2185000
|
|
1"
|
|
#2187500
|
|
0"
|
|
#2190000
|
|
1"
|
|
#2192500
|
|
0"
|
|
#2195000
|
|
1"
|
|
#2197500
|
|
0"
|
|
#2200000
|
|
1"
|
|
#2202500
|
|
0"
|
|
#2205000
|
|
1"
|
|
#2207500
|
|
0"
|
|
#2210000
|
|
1"
|
|
#2212500
|
|
0"
|
|
#2215000
|
|
1"
|
|
#2217500
|
|
0"
|
|
#2220000
|
|
1"
|
|
#2222500
|
|
0"
|
|
#2225000
|
|
1"
|
|
#2227500
|
|
0"
|
|
#2230000
|
|
1"
|
|
#2232500
|
|
0"
|
|
#2235000
|
|
1"
|
|
#2237500
|
|
0"
|
|
#2240000
|
|
1"
|
|
#2242500
|
|
0"
|
|
#2245000
|
|
1"
|
|
#2245010
|
|
1h"
|
|
1g"
|
|
#2247500
|
|
0"
|
|
#2250000
|
|
1"
|
|
#2250010
|
|
0h"
|
|
0g"
|
|
#2252500
|
|
0"
|
|
#2255000
|
|
1"
|
|
#2257500
|
|
0"
|
|
#2260000
|
|
1"
|
|
#2262500
|
|
0"
|
|
#2265000
|
|
1"
|
|
#2267500
|
|
0"
|
|
#2270000
|
|
1"
|
|
#2272500
|
|
0"
|
|
#2275000
|
|
1"
|
|
#2277500
|
|
0"
|
|
#2280000
|
|
1"
|
|
#2282500
|
|
0"
|
|
#2285000
|
|
1"
|
|
#2287500
|
|
0"
|
|
#2290000
|
|
1"
|
|
#2292500
|
|
0"
|
|
#2295000
|
|
1"
|
|
#2297500
|
|
0"
|
|
#2300000
|
|
1"
|
|
#2302500
|
|
0"
|
|
#2305000
|
|
1"
|
|
#2307500
|
|
0"
|
|
#2310000
|
|
1"
|
|
#2312500
|
|
0"
|
|
#2315000
|
|
1"
|
|
#2317500
|
|
0"
|
|
#2320000
|
|
1"
|
|
#2322500
|
|
0"
|
|
#2325000
|
|
1"
|
|
#2325010
|
|
1f"
|
|
1e"
|
|
#2327500
|
|
0"
|
|
#2330000
|
|
1"
|
|
#2330010
|
|
0f"
|
|
0e"
|
|
#2332500
|
|
0"
|
|
#2335000
|
|
1"
|
|
#2337500
|
|
0"
|
|
#2340000
|
|
1"
|
|
#2342500
|
|
0"
|
|
#2345000
|
|
1"
|
|
#2347500
|
|
0"
|
|
#2350000
|
|
1"
|
|
#2352500
|
|
0"
|
|
#2355000
|
|
1"
|
|
#2357500
|
|
0"
|
|
#2360000
|
|
1"
|
|
#2362500
|
|
0"
|
|
#2365000
|
|
1"
|
|
#2367500
|
|
0"
|
|
#2370000
|
|
1"
|
|
#2372500
|
|
0"
|
|
#2375000
|
|
1"
|
|
#2377500
|
|
0"
|
|
#2380000
|
|
1"
|
|
#2382500
|
|
0"
|
|
#2385000
|
|
1"
|
|
#2387500
|
|
0"
|
|
#2390000
|
|
1"
|
|
#2392500
|
|
0"
|
|
#2395000
|
|
1"
|
|
#2397500
|
|
0"
|
|
#2400000
|
|
1"
|
|
#2402500
|
|
0"
|
|
#2405000
|
|
1"
|
|
#2405010
|
|
1d"
|
|
1c"
|
|
#2407500
|
|
0"
|
|
#2410000
|
|
1"
|
|
#2410010
|
|
0d"
|
|
0c"
|
|
#2412500
|
|
0"
|
|
#2415000
|
|
1"
|
|
#2417500
|
|
0"
|
|
#2420000
|
|
1"
|
|
#2422500
|
|
0"
|
|
#2425000
|
|
1"
|
|
#2427500
|
|
0"
|
|
#2430000
|
|
1"
|
|
#2432500
|
|
0"
|
|
#2435000
|
|
1"
|
|
#2437500
|
|
0"
|
|
#2440000
|
|
1"
|
|
#2442500
|
|
0"
|
|
#2445000
|
|
1"
|
|
#2447500
|
|
0"
|
|
#2450000
|
|
1"
|
|
#2452500
|
|
0"
|
|
#2455000
|
|
1"
|
|
#2457500
|
|
0"
|
|
#2460000
|
|
1"
|
|
#2462500
|
|
0"
|
|
#2465000
|
|
1"
|
|
#2467500
|
|
0"
|
|
#2470000
|
|
1"
|
|
#2472500
|
|
0"
|
|
#2475000
|
|
1"
|
|
#2477500
|
|
0"
|
|
#2480000
|
|
1"
|
|
#2482500
|
|
0"
|
|
#2485000
|
|
1"
|
|
#2485010
|
|
1b"
|
|
1a"
|
|
#2487500
|
|
0"
|
|
#2490000
|
|
1"
|
|
#2490010
|
|
0b"
|
|
0a"
|
|
#2492500
|
|
0"
|
|
#2495000
|
|
1"
|
|
#2497500
|
|
0"
|
|
#2500000
|
|
1"
|
|
#2502500
|
|
0"
|
|
#2505000
|
|
1"
|
|
#2507500
|
|
0"
|
|
#2510000
|
|
1"
|
|
#2512500
|
|
0"
|
|
#2515000
|
|
1"
|
|
#2517500
|
|
0"
|
|
#2520000
|
|
1"
|
|
#2522500
|
|
0"
|
|
#2525000
|
|
1"
|
|
#2527500
|
|
0"
|
|
#2530000
|
|
1"
|
|
#2532500
|
|
0"
|
|
#2535000
|
|
1"
|
|
#2537500
|
|
0"
|
|
#2540000
|
|
1"
|
|
#2542500
|
|
0"
|
|
#2545000
|
|
1"
|
|
#2547500
|
|
0"
|
|
#2550000
|
|
1"
|
|
#2552500
|
|
0"
|
|
#2555000
|
|
1"
|
|
#2557500
|
|
0"
|
|
#2560000
|
|
1"
|
|
#2562500
|
|
0"
|
|
#2565000
|
|
1"
|
|
#2565010
|
|
1`"
|
|
1_"
|
|
#2567500
|
|
0"
|
|
#2570000
|
|
1"
|
|
#2570010
|
|
0`"
|
|
0_"
|
|
#2572500
|
|
0"
|
|
#2575000
|
|
1"
|
|
#2577500
|
|
0"
|
|
#2580000
|
|
1"
|
|
#2582500
|
|
0"
|
|
#2585000
|
|
1"
|
|
#2587500
|
|
0"
|
|
#2590000
|
|
1"
|
|
#2592500
|
|
0"
|
|
#2595000
|
|
1"
|
|
#2597500
|
|
0"
|
|
#2600000
|
|
1"
|
|
#2602500
|
|
0"
|
|
#2605000
|
|
1"
|
|
#2607500
|
|
0"
|
|
#2610000
|
|
1"
|
|
#2612500
|
|
0"
|
|
#2615000
|
|
1"
|
|
#2617500
|
|
0"
|
|
#2620000
|
|
1"
|
|
#2622500
|
|
0"
|
|
#2625000
|
|
1"
|
|
#2627500
|
|
0"
|
|
#2630000
|
|
1"
|
|
#2632500
|
|
0"
|
|
#2635000
|
|
1"
|
|
#2637500
|
|
0"
|
|
#2640000
|
|
1"
|
|
#2642500
|
|
0"
|
|
#2645000
|
|
1"
|
|
#2645010
|
|
1^"
|
|
1]"
|
|
#2647500
|
|
0"
|
|
#2650000
|
|
1"
|
|
#2650010
|
|
0^"
|
|
0]"
|
|
#2652500
|
|
0"
|
|
#2655000
|
|
1"
|
|
#2657500
|
|
0"
|
|
#2660000
|
|
1"
|
|
#2662500
|
|
0"
|
|
#2665000
|
|
1"
|
|
#2667500
|
|
0"
|
|
#2670000
|
|
1"
|
|
#2672500
|
|
0"
|
|
#2675000
|
|
1"
|
|
#2677500
|
|
0"
|
|
#2680000
|
|
1"
|
|
#2682500
|
|
0"
|
|
#2685000
|
|
1"
|
|
#2687500
|
|
0"
|
|
#2690000
|
|
1"
|
|
#2692500
|
|
0"
|
|
#2695000
|
|
1"
|
|
#2697500
|
|
0"
|
|
#2700000
|
|
1"
|
|
#2702500
|
|
0"
|
|
#2705000
|
|
1"
|
|
#2707500
|
|
0"
|
|
#2710000
|
|
1"
|
|
#2712500
|
|
0"
|
|
#2715000
|
|
1"
|
|
#2717500
|
|
0"
|
|
#2720000
|
|
1"
|
|
#2722500
|
|
0"
|
|
#2725000
|
|
1"
|
|
#2725010
|
|
1\"
|
|
1["
|
|
#2727500
|
|
0"
|
|
#2730000
|
|
1"
|
|
#2730010
|
|
0\"
|
|
0["
|
|
#2732500
|
|
0"
|
|
#2735000
|
|
1"
|
|
#2737500
|
|
0"
|
|
#2740000
|
|
1"
|
|
#2742500
|
|
0"
|
|
#2745000
|
|
1"
|
|
#2747500
|
|
0"
|
|
#2750000
|
|
1"
|
|
#2752500
|
|
0"
|
|
#2755000
|
|
1"
|
|
#2757500
|
|
0"
|
|
#2760000
|
|
1"
|
|
#2762500
|
|
0"
|
|
#2765000
|
|
1"
|
|
#2767500
|
|
0"
|
|
#2770000
|
|
1"
|
|
#2772500
|
|
0"
|
|
#2775000
|
|
1"
|
|
#2777500
|
|
0"
|
|
#2780000
|
|
1"
|
|
#2782500
|
|
0"
|
|
#2785000
|
|
1"
|
|
#2787500
|
|
0"
|
|
#2790000
|
|
1"
|
|
#2792500
|
|
0"
|
|
#2795000
|
|
1"
|
|
#2797500
|
|
0"
|
|
#2800000
|
|
1"
|
|
#2802500
|
|
0"
|
|
#2805000
|
|
1"
|
|
#2805010
|
|
1Z"
|
|
1Y"
|
|
#2807500
|
|
0"
|
|
#2810000
|
|
1"
|
|
#2810010
|
|
0Z"
|
|
0Y"
|
|
#2812500
|
|
0"
|
|
#2815000
|
|
1"
|
|
#2817500
|
|
0"
|
|
#2820000
|
|
1"
|
|
#2822500
|
|
0"
|
|
#2825000
|
|
1"
|
|
#2827500
|
|
0"
|
|
#2830000
|
|
1"
|
|
#2832500
|
|
0"
|
|
#2835000
|
|
1"
|
|
#2837500
|
|
0"
|
|
#2840000
|
|
1"
|
|
#2842500
|
|
0"
|
|
#2845000
|
|
1"
|
|
#2847500
|
|
0"
|
|
#2850000
|
|
1"
|
|
#2852500
|
|
0"
|
|
#2855000
|
|
1"
|
|
#2857500
|
|
0"
|
|
#2860000
|
|
1"
|
|
#2862500
|
|
0"
|
|
#2865000
|
|
1"
|
|
#2867500
|
|
0"
|
|
#2870000
|
|
1"
|
|
#2872500
|
|
0"
|
|
#2875000
|
|
1"
|
|
#2877500
|
|
0"
|
|
#2880000
|
|
1"
|
|
#2882500
|
|
0"
|
|
#2885000
|
|
1"
|
|
#2885010
|
|
1W"
|
|
1V"
|
|
1U"
|
|
1T"
|
|
#2887500
|
|
0"
|
|
#2890000
|
|
1"
|
|
#2890010
|
|
0W"
|
|
0V"
|
|
0U"
|
|
0T"
|
|
#2892500
|
|
0"
|
|
#2895000
|
|
1"
|
|
#2897500
|
|
0"
|
|
#2900000
|
|
1"
|
|
#2902500
|
|
0"
|
|
#2905000
|
|
1"
|
|
#2907500
|
|
0"
|
|
#2910000
|
|
1"
|
|
#2912500
|
|
0"
|
|
#2915000
|
|
1"
|
|
#2917500
|
|
0"
|
|
#2920000
|
|
1"
|
|
#2922500
|
|
0"
|
|
#2925000
|
|
1"
|
|
#2927500
|
|
0"
|
|
#2930000
|
|
1"
|
|
#2932500
|
|
0"
|
|
#2935000
|
|
1"
|
|
#2937500
|
|
0"
|
|
#2940000
|
|
1"
|
|
#2942500
|
|
0"
|
|
#2945000
|
|
1"
|
|
#2947500
|
|
0"
|
|
#2950000
|
|
1"
|
|
#2952500
|
|
0"
|
|
#2955000
|
|
1"
|
|
#2957500
|
|
0"
|
|
#2960000
|
|
1"
|
|
#2962500
|
|
0"
|
|
#2965000
|
|
1"
|
|
#2965010
|
|
1S"
|
|
1R"
|
|
#2967500
|
|
0"
|
|
#2970000
|
|
1"
|
|
#2970010
|
|
0S"
|
|
0R"
|
|
#2972500
|
|
0"
|
|
#2975000
|
|
1"
|
|
#2977500
|
|
0"
|
|
#2980000
|
|
1"
|
|
#2982500
|
|
0"
|
|
#2985000
|
|
1"
|
|
#2987500
|
|
0"
|
|
#2990000
|
|
1"
|
|
#2992500
|
|
0"
|
|
#2995000
|
|
1"
|
|
#2997500
|
|
0"
|
|
#3000000
|
|
1"
|
|
#3002500
|
|
0"
|
|
#3005000
|
|
1"
|
|
#3007500
|
|
0"
|
|
#3010000
|
|
1"
|
|
#3012500
|
|
0"
|
|
#3015000
|
|
1"
|
|
#3017500
|
|
0"
|
|
#3020000
|
|
1"
|
|
#3022500
|
|
0"
|
|
#3025000
|
|
1"
|
|
#3027500
|
|
0"
|
|
#3030000
|
|
1"
|
|
#3032500
|
|
0"
|
|
#3035000
|
|
1"
|
|
#3037500
|
|
0"
|
|
#3040000
|
|
1"
|
|
#3042500
|
|
0"
|
|
#3045000
|
|
1"
|
|
#3045010
|
|
1Q"
|
|
1P"
|
|
#3047500
|
|
0"
|
|
#3050000
|
|
1"
|
|
#3050010
|
|
0Q"
|
|
0P"
|
|
#3052500
|
|
0"
|
|
#3055000
|
|
1"
|
|
#3057500
|
|
0"
|
|
#3060000
|
|
1"
|
|
#3062500
|
|
0"
|
|
#3065000
|
|
1"
|
|
#3067500
|
|
0"
|
|
#3070000
|
|
1"
|
|
#3072500
|
|
0"
|
|
#3075000
|
|
1"
|
|
#3077500
|
|
0"
|
|
#3080000
|
|
1"
|
|
#3082500
|
|
0"
|
|
#3085000
|
|
1"
|
|
#3087500
|
|
0"
|
|
#3090000
|
|
1"
|
|
#3092500
|
|
0"
|
|
#3095000
|
|
1"
|
|
#3097500
|
|
0"
|
|
#3100000
|
|
1"
|
|
#3102500
|
|
0"
|
|
#3105000
|
|
1"
|
|
#3107500
|
|
0"
|
|
#3110000
|
|
1"
|
|
#3112500
|
|
0"
|
|
#3115000
|
|
1"
|
|
#3117500
|
|
0"
|
|
#3120000
|
|
1"
|
|
#3122500
|
|
0"
|
|
#3125000
|
|
1"
|
|
#3125010
|
|
1O"
|
|
1N"
|
|
#3127500
|
|
0"
|
|
#3130000
|
|
1"
|
|
#3130010
|
|
0O"
|
|
0N"
|
|
#3132500
|
|
0"
|
|
#3135000
|
|
1"
|
|
#3137500
|
|
0"
|
|
#3140000
|
|
1"
|
|
#3142500
|
|
0"
|
|
#3145000
|
|
1"
|
|
#3147500
|
|
0"
|
|
#3150000
|
|
1"
|
|
#3152500
|
|
0"
|
|
#3155000
|
|
1"
|
|
#3157500
|
|
0"
|
|
#3160000
|
|
1"
|
|
#3162500
|
|
0"
|
|
#3165000
|
|
1"
|
|
#3167500
|
|
0"
|
|
#3170000
|
|
1"
|
|
#3172500
|
|
0"
|
|
#3175000
|
|
1"
|
|
#3177500
|
|
0"
|
|
#3180000
|
|
1"
|
|
#3182500
|
|
0"
|
|
#3185000
|
|
1"
|
|
#3187500
|
|
0"
|
|
#3190000
|
|
1"
|
|
#3192500
|
|
0"
|
|
#3195000
|
|
1"
|
|
#3197500
|
|
0"
|
|
#3200000
|
|
1"
|
|
#3202500
|
|
0"
|
|
#3205000
|
|
1"
|
|
#3205010
|
|
1M"
|
|
1L"
|
|
#3207500
|
|
0"
|
|
#3210000
|
|
1"
|
|
#3210010
|
|
0M"
|
|
0L"
|
|
#3212500
|
|
0"
|
|
#3215000
|
|
1"
|
|
#3217500
|
|
0"
|
|
#3220000
|
|
1"
|
|
#3222500
|
|
0"
|
|
#3225000
|
|
1"
|
|
#3227500
|
|
0"
|
|
#3230000
|
|
1"
|
|
#3232500
|
|
0"
|
|
#3235000
|
|
1"
|
|
#3237500
|
|
0"
|
|
#3240000
|
|
1"
|
|
#3242500
|
|
0"
|
|
#3245000
|
|
1"
|
|
#3247500
|
|
0"
|
|
#3250000
|
|
1"
|
|
#3252500
|
|
0"
|
|
#3255000
|
|
1"
|
|
#3257500
|
|
0"
|
|
#3260000
|
|
1"
|
|
#3262500
|
|
0"
|
|
#3265000
|
|
1"
|
|
#3267500
|
|
0"
|
|
#3270000
|
|
1"
|
|
#3272500
|
|
0"
|
|
#3275000
|
|
1"
|
|
#3277500
|
|
0"
|
|
#3280000
|
|
1"
|
|
#3282500
|
|
0"
|
|
#3285000
|
|
1"
|
|
#3285010
|
|
1K"
|
|
1J"
|
|
#3287500
|
|
0"
|
|
#3290000
|
|
1"
|
|
#3290010
|
|
0K"
|
|
0J"
|
|
#3292500
|
|
0"
|
|
#3295000
|
|
1"
|
|
#3297500
|
|
0"
|
|
#3300000
|
|
1"
|
|
#3302500
|
|
0"
|
|
#3305000
|
|
1"
|
|
#3307500
|
|
0"
|
|
#3310000
|
|
1"
|
|
#3312500
|
|
0"
|
|
#3315000
|
|
1"
|
|
#3317500
|
|
0"
|
|
#3320000
|
|
1"
|
|
#3322500
|
|
0"
|
|
#3325000
|
|
1"
|
|
#3327500
|
|
0"
|
|
#3330000
|
|
1"
|
|
#3332500
|
|
0"
|
|
#3335000
|
|
1"
|
|
#3337500
|
|
0"
|
|
#3340000
|
|
1"
|
|
#3342500
|
|
0"
|
|
#3345000
|
|
1"
|
|
#3347500
|
|
0"
|
|
#3350000
|
|
1"
|
|
#3352500
|
|
0"
|
|
#3355000
|
|
1"
|
|
#3357500
|
|
0"
|
|
#3360000
|
|
1"
|
|
#3362500
|
|
0"
|
|
#3365000
|
|
1"
|
|
#3365010
|
|
1I"
|
|
1H"
|
|
#3367500
|
|
0"
|
|
#3370000
|
|
1"
|
|
#3370010
|
|
0I"
|
|
0H"
|
|
#3372500
|
|
0"
|
|
#3375000
|
|
1"
|
|
#3377500
|
|
0"
|
|
#3380000
|
|
1"
|
|
#3382500
|
|
0"
|
|
#3385000
|
|
1"
|
|
#3387500
|
|
0"
|
|
#3390000
|
|
1"
|
|
#3392500
|
|
0"
|
|
#3395000
|
|
1"
|
|
#3397500
|
|
0"
|
|
#3400000
|
|
1"
|
|
#3402500
|
|
0"
|
|
#3405000
|
|
1"
|
|
#3407500
|
|
0"
|
|
#3410000
|
|
1"
|
|
#3412500
|
|
0"
|
|
#3415000
|
|
1"
|
|
#3417500
|
|
0"
|
|
#3420000
|
|
1"
|
|
#3422500
|
|
0"
|
|
#3425000
|
|
1"
|
|
#3427500
|
|
0"
|
|
#3430000
|
|
1"
|
|
#3432500
|
|
0"
|
|
#3435000
|
|
1"
|
|
#3437500
|
|
0"
|
|
#3440000
|
|
1"
|
|
#3442500
|
|
0"
|
|
#3445000
|
|
1"
|
|
#3445010
|
|
1G"
|
|
1F"
|
|
#3447500
|
|
0"
|
|
#3450000
|
|
1"
|
|
#3450010
|
|
0G"
|
|
0F"
|
|
#3452500
|
|
0"
|
|
#3455000
|
|
1"
|
|
#3457500
|
|
0"
|
|
#3460000
|
|
1"
|
|
#3462500
|
|
0"
|
|
#3465000
|
|
1"
|
|
#3467500
|
|
0"
|
|
#3470000
|
|
1"
|
|
#3472500
|
|
0"
|
|
#3475000
|
|
1"
|
|
#3477500
|
|
0"
|
|
#3480000
|
|
1"
|
|
#3482500
|
|
0"
|
|
#3485000
|
|
1"
|
|
#3487500
|
|
0"
|
|
#3490000
|
|
1"
|
|
#3492500
|
|
0"
|
|
#3495000
|
|
1"
|
|
#3497500
|
|
0"
|
|
#3500000
|
|
1"
|
|
#3502500
|
|
0"
|
|
#3505000
|
|
1"
|
|
#3507500
|
|
0"
|
|
#3510000
|
|
1"
|
|
#3512500
|
|
0"
|
|
#3515000
|
|
1"
|
|
#3517500
|
|
0"
|
|
#3520000
|
|
1"
|
|
#3522500
|
|
0"
|
|
#3525000
|
|
1"
|
|
#3525010
|
|
1E"
|
|
1D"
|
|
#3527500
|
|
0"
|
|
#3530000
|
|
1"
|
|
#3530010
|
|
0E"
|
|
0D"
|
|
#3532500
|
|
0"
|
|
#3535000
|
|
1"
|
|
#3537500
|
|
0"
|
|
#3540000
|
|
1"
|
|
#3542500
|
|
0"
|
|
#3545000
|
|
1"
|
|
#3547500
|
|
0"
|
|
#3550000
|
|
1"
|
|
#3552500
|
|
0"
|
|
#3555000
|
|
1"
|
|
#3557500
|
|
0"
|
|
#3560000
|
|
1"
|
|
#3562500
|
|
0"
|
|
#3565000
|
|
1"
|
|
#3567500
|
|
0"
|
|
#3570000
|
|
1"
|
|
#3572500
|
|
0"
|
|
#3575000
|
|
1"
|
|
#3577500
|
|
0"
|
|
#3580000
|
|
1"
|
|
#3582500
|
|
0"
|
|
#3585000
|
|
1"
|
|
#3587500
|
|
0"
|
|
#3590000
|
|
1"
|
|
#3592500
|
|
0"
|
|
#3595000
|
|
1"
|
|
#3597500
|
|
0"
|
|
#3600000
|
|
1"
|
|
#3602500
|
|
0"
|
|
#3605000
|
|
1"
|
|
#3605010
|
|
1C"
|
|
1B"
|
|
#3607500
|
|
0"
|
|
#3610000
|
|
1"
|
|
#3610010
|
|
0C"
|
|
0B"
|
|
#3612500
|
|
0"
|
|
#3615000
|
|
1"
|
|
#3617500
|
|
0"
|
|
#3620000
|
|
1"
|
|
#3622500
|
|
0"
|
|
#3625000
|
|
1"
|
|
#3627500
|
|
0"
|
|
#3630000
|
|
1"
|
|
#3632500
|
|
0"
|
|
#3635000
|
|
1"
|
|
#3637500
|
|
0"
|
|
#3640000
|
|
1"
|
|
#3642500
|
|
0"
|
|
#3645000
|
|
1"
|
|
#3647500
|
|
0"
|
|
#3650000
|
|
1"
|
|
#3652500
|
|
0"
|
|
#3655000
|
|
1"
|
|
#3657500
|
|
0"
|
|
#3660000
|
|
1"
|
|
#3662500
|
|
0"
|
|
#3665000
|
|
1"
|
|
#3667500
|
|
0"
|
|
#3670000
|
|
1"
|
|
#3672500
|
|
0"
|
|
#3675000
|
|
1"
|
|
#3677500
|
|
0"
|
|
#3680000
|
|
1"
|
|
#3682500
|
|
0"
|
|
#3685000
|
|
1"
|
|
#3685010
|
|
1A"
|
|
1@"
|
|
#3687500
|
|
0"
|
|
#3690000
|
|
1"
|
|
#3690010
|
|
0A"
|
|
0@"
|
|
#3692500
|
|
0"
|
|
#3695000
|
|
1"
|
|
#3697500
|
|
0"
|
|
#3700000
|
|
1"
|
|
#3702500
|
|
0"
|
|
#3705000
|
|
1"
|
|
#3707500
|
|
0"
|
|
#3710000
|
|
1"
|
|
#3712500
|
|
0"
|
|
#3715000
|
|
1"
|
|
#3717500
|
|
0"
|
|
#3720000
|
|
1"
|
|
#3722500
|
|
0"
|
|
#3725000
|
|
1"
|
|
#3727500
|
|
0"
|
|
#3730000
|
|
1"
|
|
#3732500
|
|
0"
|
|
#3735000
|
|
1"
|
|
#3737500
|
|
0"
|
|
#3740000
|
|
1"
|
|
#3742500
|
|
0"
|
|
#3745000
|
|
1"
|
|
#3747500
|
|
0"
|
|
#3750000
|
|
1"
|
|
#3752500
|
|
0"
|
|
#3755000
|
|
1"
|
|
#3757500
|
|
0"
|
|
#3760000
|
|
1"
|
|
#3762500
|
|
0"
|
|
#3765000
|
|
1"
|
|
#3765010
|
|
1?"
|
|
1>"
|
|
#3767500
|
|
0"
|
|
#3770000
|
|
1"
|
|
#3770010
|
|
0?"
|
|
0>"
|
|
#3772500
|
|
0"
|
|
#3775000
|
|
1"
|
|
#3777500
|
|
0"
|
|
#3780000
|
|
1"
|
|
#3782500
|
|
0"
|
|
#3785000
|
|
1"
|
|
#3787500
|
|
0"
|
|
#3790000
|
|
1"
|
|
#3792500
|
|
0"
|
|
#3795000
|
|
1"
|
|
#3797500
|
|
0"
|
|
#3800000
|
|
1"
|
|
#3802500
|
|
0"
|
|
#3805000
|
|
1"
|
|
#3807500
|
|
0"
|
|
#3810000
|
|
1"
|
|
#3812500
|
|
0"
|
|
#3815000
|
|
1"
|
|
#3817500
|
|
0"
|
|
#3820000
|
|
1"
|
|
#3822500
|
|
0"
|
|
#3825000
|
|
1"
|
|
#3827500
|
|
0"
|
|
#3830000
|
|
1"
|
|
#3832500
|
|
0"
|
|
#3835000
|
|
1"
|
|
#3837500
|
|
0"
|
|
#3840000
|
|
1"
|
|
#3842500
|
|
0"
|
|
#3845000
|
|
1"
|
|
#3845010
|
|
1="
|
|
1<"
|
|
1;"
|
|
1:"
|
|
#3847500
|
|
0"
|
|
#3850000
|
|
1"
|
|
#3850010
|
|
0="
|
|
0<"
|
|
0;"
|
|
0:"
|
|
#3852500
|
|
0"
|
|
#3855000
|
|
1"
|
|
#3857500
|
|
0"
|
|
#3860000
|
|
1"
|
|
#3862500
|
|
0"
|
|
#3865000
|
|
1"
|
|
#3867500
|
|
0"
|
|
#3870000
|
|
1"
|
|
#3872500
|
|
0"
|
|
#3875000
|
|
1"
|
|
#3877500
|
|
0"
|
|
#3880000
|
|
1"
|
|
#3882500
|
|
0"
|
|
#3885000
|
|
1"
|
|
#3887500
|
|
0"
|
|
#3890000
|
|
1"
|
|
#3892500
|
|
0"
|
|
#3895000
|
|
1"
|
|
#3897500
|
|
0"
|
|
#3900000
|
|
1"
|
|
#3902500
|
|
0"
|
|
#3905000
|
|
1"
|
|
#3907500
|
|
0"
|
|
#3910000
|
|
1"
|
|
#3912500
|
|
0"
|
|
#3915000
|
|
1"
|
|
#3917500
|
|
0"
|
|
#3920000
|
|
1"
|
|
#3922500
|
|
0"
|
|
#3925000
|
|
1"
|
|
#3925010
|
|
19"
|
|
18"
|
|
#3927500
|
|
0"
|
|
#3930000
|
|
1"
|
|
#3930010
|
|
09"
|
|
08"
|
|
#3932500
|
|
0"
|
|
#3935000
|
|
1"
|
|
#3937500
|
|
0"
|
|
#3940000
|
|
1"
|
|
#3942500
|
|
0"
|
|
#3945000
|
|
1"
|
|
#3947500
|
|
0"
|
|
#3950000
|
|
1"
|
|
#3952500
|
|
0"
|
|
#3955000
|
|
1"
|
|
#3957500
|
|
0"
|
|
#3960000
|
|
1"
|
|
#3962500
|
|
0"
|
|
#3965000
|
|
1"
|
|
#3967500
|
|
0"
|
|
#3970000
|
|
1"
|
|
#3972500
|
|
0"
|
|
#3975000
|
|
1"
|
|
#3977500
|
|
0"
|
|
#3980000
|
|
1"
|
|
#3982500
|
|
0"
|
|
#3985000
|
|
1"
|
|
#3987500
|
|
0"
|
|
#3990000
|
|
1"
|
|
#3992500
|
|
0"
|
|
#3995000
|
|
1"
|
|
#3997500
|
|
0"
|
|
#4000000
|
|
1"
|
|
#4002500
|
|
0"
|
|
#4005000
|
|
1"
|
|
#4005010
|
|
17"
|
|
16"
|
|
#4007500
|
|
0"
|
|
#4010000
|
|
1"
|
|
#4010010
|
|
07"
|
|
06"
|
|
#4012500
|
|
0"
|
|
#4015000
|
|
1"
|
|
#4017500
|
|
0"
|
|
#4020000
|
|
1"
|
|
#4022500
|
|
0"
|
|
#4025000
|
|
1"
|
|
#4027500
|
|
0"
|
|
#4030000
|
|
1"
|
|
#4032500
|
|
0"
|
|
#4035000
|
|
1"
|
|
#4037500
|
|
0"
|
|
#4040000
|
|
1"
|
|
#4042500
|
|
0"
|
|
#4045000
|
|
1"
|
|
#4047500
|
|
0"
|
|
#4050000
|
|
1"
|
|
#4052500
|
|
0"
|
|
#4055000
|
|
1"
|
|
#4057500
|
|
0"
|
|
#4060000
|
|
1"
|
|
#4062500
|
|
0"
|
|
#4065000
|
|
1"
|
|
#4067500
|
|
0"
|
|
#4070000
|
|
1"
|
|
#4072500
|
|
0"
|
|
#4075000
|
|
1"
|
|
#4077500
|
|
0"
|
|
#4080000
|
|
1"
|
|
#4082500
|
|
0"
|
|
#4085000
|
|
1"
|
|
#4085010
|
|
15"
|
|
14"
|
|
#4087500
|
|
0"
|
|
#4090000
|
|
1"
|
|
#4090010
|
|
05"
|
|
04"
|
|
#4092500
|
|
0"
|
|
#4095000
|
|
1"
|
|
#4097500
|
|
0"
|
|
#4100000
|
|
1"
|
|
#4102500
|
|
0"
|
|
#4105000
|
|
1"
|
|
#4107500
|
|
0"
|
|
#4110000
|
|
1"
|
|
#4112500
|
|
0"
|
|
#4115000
|
|
1"
|
|
#4117500
|
|
0"
|
|
#4120000
|
|
1"
|
|
#4122500
|
|
0"
|
|
#4125000
|
|
1"
|
|
#4127500
|
|
0"
|
|
#4130000
|
|
1"
|
|
#4132500
|
|
0"
|
|
#4135000
|
|
1"
|
|
#4137500
|
|
0"
|
|
#4140000
|
|
1"
|
|
#4142500
|
|
0"
|
|
#4145000
|
|
1"
|
|
#4147500
|
|
0"
|
|
#4150000
|
|
1"
|
|
#4152500
|
|
0"
|
|
#4155000
|
|
1"
|
|
#4157500
|
|
0"
|
|
#4160000
|
|
1"
|
|
#4162500
|
|
0"
|
|
#4165000
|
|
1"
|
|
#4165010
|
|
13"
|
|
12"
|
|
#4167500
|
|
0"
|
|
#4170000
|
|
1"
|
|
#4170010
|
|
03"
|
|
02"
|
|
#4172500
|
|
0"
|
|
#4175000
|
|
1"
|
|
#4177500
|
|
0"
|
|
#4180000
|
|
1"
|
|
#4182500
|
|
0"
|
|
#4185000
|
|
1"
|
|
#4187500
|
|
0"
|
|
#4190000
|
|
1"
|
|
#4192500
|
|
0"
|
|
#4195000
|
|
1"
|
|
#4197500
|
|
0"
|
|
#4200000
|
|
1"
|
|
#4202500
|
|
0"
|
|
#4205000
|
|
1"
|
|
#4207500
|
|
0"
|
|
#4210000
|
|
1"
|
|
#4212500
|
|
0"
|
|
#4215000
|
|
1"
|
|
#4217500
|
|
0"
|
|
#4220000
|
|
1"
|
|
#4222500
|
|
0"
|
|
#4225000
|
|
1"
|
|
#4227500
|
|
0"
|
|
#4230000
|
|
1"
|
|
#4232500
|
|
0"
|
|
#4235000
|
|
1"
|
|
#4237500
|
|
0"
|
|
#4240000
|
|
1"
|
|
#4242500
|
|
0"
|
|
#4245000
|
|
1"
|
|
#4245010
|
|
11"
|
|
10"
|
|
#4247500
|
|
0"
|
|
#4250000
|
|
1"
|
|
#4250010
|
|
01"
|
|
00"
|
|
#4252500
|
|
0"
|
|
#4255000
|
|
1"
|
|
#4257500
|
|
0"
|
|
#4260000
|
|
1"
|
|
#4262500
|
|
0"
|
|
#4265000
|
|
1"
|
|
#4267500
|
|
0"
|
|
#4270000
|
|
1"
|
|
#4272500
|
|
0"
|
|
#4275000
|
|
1"
|
|
#4277500
|
|
0"
|
|
#4280000
|
|
1"
|
|
#4282500
|
|
0"
|
|
#4285000
|
|
1"
|
|
#4287500
|
|
0"
|
|
#4290000
|
|
1"
|
|
#4292500
|
|
0"
|
|
#4295000
|
|
1"
|
|
#4297500
|
|
0"
|
|
#4300000
|
|
1"
|
|
#4302500
|
|
0"
|
|
#4305000
|
|
1"
|
|
#4307500
|
|
0"
|
|
#4310000
|
|
1"
|
|
#4312500
|
|
0"
|
|
#4315000
|
|
1"
|
|
#4317500
|
|
0"
|
|
#4320000
|
|
1"
|
|
#4322500
|
|
0"
|
|
#4325000
|
|
1"
|
|
#4325010
|
|
1/"
|
|
1."
|
|
#4327500
|
|
0"
|
|
#4330000
|
|
1"
|
|
#4330010
|
|
0/"
|
|
0."
|
|
#4332500
|
|
0"
|
|
#4335000
|
|
1"
|
|
#4337500
|
|
0"
|
|
#4340000
|
|
1"
|
|
#4342500
|
|
0"
|
|
#4345000
|
|
1"
|
|
#4347500
|
|
0"
|
|
#4350000
|
|
1"
|
|
#4352500
|
|
0"
|
|
#4355000
|
|
1"
|
|
#4357500
|
|
0"
|
|
#4360000
|
|
1"
|
|
#4362500
|
|
0"
|
|
#4365000
|
|
1"
|
|
#4367500
|
|
0"
|
|
#4370000
|
|
1"
|
|
#4372500
|
|
0"
|
|
#4375000
|
|
1"
|
|
#4377500
|
|
0"
|
|
#4380000
|
|
1"
|
|
#4382500
|
|
0"
|
|
#4385000
|
|
1"
|
|
#4387500
|
|
0"
|
|
#4390000
|
|
1"
|
|
#4392500
|
|
0"
|
|
#4395000
|
|
1"
|
|
#4397500
|
|
0"
|
|
#4400000
|
|
1"
|
|
#4402500
|
|
0"
|
|
#4405000
|
|
1"
|
|
#4405010
|
|
1-"
|
|
1,"
|
|
#4407500
|
|
0"
|
|
#4410000
|
|
1"
|
|
#4410010
|
|
0-"
|
|
0,"
|
|
#4412500
|
|
0"
|
|
#4415000
|
|
1"
|
|
#4417500
|
|
0"
|
|
#4420000
|
|
1"
|
|
#4422500
|
|
0"
|
|
#4425000
|
|
1"
|
|
#4427500
|
|
0"
|
|
#4430000
|
|
1"
|
|
#4432500
|
|
0"
|
|
#4435000
|
|
1"
|
|
#4437500
|
|
0"
|
|
#4440000
|
|
1"
|
|
#4442500
|
|
0"
|
|
#4445000
|
|
1"
|
|
#4447500
|
|
0"
|
|
#4450000
|
|
1"
|
|
#4452500
|
|
0"
|
|
#4455000
|
|
1"
|
|
#4457500
|
|
0"
|
|
#4460000
|
|
1"
|
|
#4462500
|
|
0"
|
|
#4465000
|
|
1"
|
|
#4467500
|
|
0"
|
|
#4470000
|
|
1"
|
|
#4472500
|
|
0"
|
|
#4475000
|
|
1"
|
|
#4477500
|
|
0"
|
|
#4480000
|
|
1"
|
|
#4482500
|
|
0"
|
|
#4485000
|
|
1"
|
|
#4485010
|
|
1+"
|
|
1*"
|
|
#4487500
|
|
0"
|
|
#4490000
|
|
1"
|
|
#4490010
|
|
0+"
|
|
0*"
|
|
#4492500
|
|
0"
|
|
#4495000
|
|
1"
|
|
#4497500
|
|
0"
|
|
#4500000
|
|
1"
|
|
#4502500
|
|
0"
|
|
#4505000
|
|
1"
|
|
#4507500
|
|
0"
|
|
#4510000
|
|
1"
|
|
#4512500
|
|
0"
|
|
#4515000
|
|
1"
|
|
#4517500
|
|
0"
|
|
#4520000
|
|
1"
|
|
#4522500
|
|
0"
|
|
#4525000
|
|
1"
|
|
#4527500
|
|
0"
|
|
#4530000
|
|
1"
|
|
#4532500
|
|
0"
|
|
#4535000
|
|
1"
|
|
#4537500
|
|
0"
|
|
#4540000
|
|
1"
|
|
#4542500
|
|
0"
|
|
#4545000
|
|
1"
|
|
#4547500
|
|
0"
|
|
#4550000
|
|
1"
|
|
#4552500
|
|
0"
|
|
#4555000
|
|
1"
|
|
#4557500
|
|
0"
|
|
#4560000
|
|
1"
|
|
#4562500
|
|
0"
|
|
#4565000
|
|
1"
|
|
#4565010
|
|
1)"
|
|
1("
|
|
#4567500
|
|
0"
|
|
#4570000
|
|
1"
|
|
#4570010
|
|
0)"
|
|
0("
|
|
#4572500
|
|
0"
|
|
#4575000
|
|
1"
|
|
#4577500
|
|
0"
|
|
#4580000
|
|
1"
|
|
#4582500
|
|
0"
|
|
#4585000
|
|
1"
|
|
#4587500
|
|
0"
|
|
#4590000
|
|
1"
|
|
#4592500
|
|
0"
|
|
#4595000
|
|
1"
|
|
#4597500
|
|
0"
|
|
#4600000
|
|
1"
|
|
#4602500
|
|
0"
|
|
#4605000
|
|
1"
|
|
#4607500
|
|
0"
|
|
#4610000
|
|
1"
|
|
#4612500
|
|
0"
|
|
#4615000
|
|
1"
|
|
#4617500
|
|
0"
|
|
#4620000
|
|
1"
|
|
#4622500
|
|
0"
|
|
#4625000
|
|
1"
|
|
#4627500
|
|
0"
|
|
#4630000
|
|
1"
|
|
#4632500
|
|
0"
|
|
#4635000
|
|
1"
|
|
#4637500
|
|
0"
|
|
#4640000
|
|
1"
|
|
#4642500
|
|
0"
|
|
#4645000
|
|
1"
|
|
#4645010
|
|
1'"
|
|
1&"
|
|
#4647500
|
|
0"
|
|
#4650000
|
|
1"
|
|
#4650010
|
|
0'"
|
|
0&"
|
|
#4652500
|
|
0"
|
|
#4655000
|
|
1"
|
|
#4657500
|
|
0"
|
|
#4660000
|
|
1"
|
|
#4662500
|
|
0"
|
|
#4665000
|
|
1"
|
|
#4667500
|
|
0"
|
|
#4670000
|
|
1"
|
|
#4672500
|
|
0"
|
|
#4675000
|
|
1"
|
|
#4677500
|
|
0"
|
|
#4680000
|
|
1"
|
|
#4682500
|
|
0"
|
|
#4685000
|
|
1"
|
|
#4687500
|
|
0"
|
|
#4690000
|
|
1"
|
|
#4692500
|
|
0"
|
|
#4695000
|
|
1"
|
|
#4697500
|
|
0"
|
|
#4700000
|
|
1"
|
|
#4702500
|
|
0"
|
|
#4705000
|
|
1"
|
|
#4707500
|
|
0"
|
|
#4710000
|
|
1"
|
|
#4712500
|
|
0"
|
|
#4715000
|
|
1"
|
|
#4717500
|
|
0"
|
|
#4720000
|
|
1"
|
|
#4722500
|
|
0"
|
|
#4725000
|
|
1"
|
|
#4725010
|
|
1%"
|
|
1$"
|
|
#4727500
|
|
0"
|
|
#4730000
|
|
1"
|
|
#4730010
|
|
0%"
|
|
0$"
|
|
#4732500
|
|
0"
|
|
#4735000
|
|
1"
|
|
#4737500
|
|
0"
|
|
#4740000
|
|
1"
|
|
#4742500
|
|
0"
|
|
#4745000
|
|
1"
|
|
#4747500
|
|
0"
|
|
#4750000
|
|
1"
|
|
#4752500
|
|
0"
|
|
#4755000
|
|
1"
|
|
#4757500
|
|
0"
|
|
#4760000
|
|
1"
|
|
#4762500
|
|
0"
|
|
#4765000
|
|
1"
|
|
#4767500
|
|
0"
|
|
#4770000
|
|
1"
|
|
#4772500
|
|
0"
|
|
#4775000
|
|
1"
|
|
#4777500
|
|
0"
|
|
#4780000
|
|
1"
|
|
#4782500
|
|
0"
|
|
#4785000
|
|
1"
|
|
#4787500
|
|
0"
|
|
#4790000
|
|
1"
|
|
#4792500
|
|
0"
|
|
#4795000
|
|
1"
|
|
#4797500
|
|
0"
|
|
#4800000
|
|
1"
|
|
#4802500
|
|
0"
|
|
#4805000
|
|
1"
|
|
#4805010
|
|
1""
|
|
1!"
|
|
1~!
|
|
1}!
|
|
#4807500
|
|
0"
|
|
#4810000
|
|
1"
|
|
#4810010
|
|
0""
|
|
0!"
|
|
0~!
|
|
0}!
|
|
#4812500
|
|
0"
|
|
#4815000
|
|
1"
|
|
#4817500
|
|
0"
|
|
#4820000
|
|
1"
|
|
#4822500
|
|
0"
|
|
#4825000
|
|
1"
|
|
#4827500
|
|
0"
|
|
#4830000
|
|
1"
|
|
#4832500
|
|
0"
|
|
#4835000
|
|
1"
|
|
#4837500
|
|
0"
|
|
#4840000
|
|
1"
|
|
#4842500
|
|
0"
|
|
#4845000
|
|
1"
|
|
#4847500
|
|
0"
|
|
#4850000
|
|
1"
|
|
#4852500
|
|
0"
|
|
#4855000
|
|
1"
|
|
#4857500
|
|
0"
|
|
#4860000
|
|
1"
|
|
#4862500
|
|
0"
|
|
#4865000
|
|
1"
|
|
#4867500
|
|
0"
|
|
#4870000
|
|
1"
|
|
#4872500
|
|
0"
|
|
#4875000
|
|
1"
|
|
#4877500
|
|
0"
|
|
#4880000
|
|
1"
|
|
#4882500
|
|
0"
|
|
#4885000
|
|
1"
|
|
#4885010
|
|
1|!
|
|
1{!
|
|
#4887500
|
|
0"
|
|
#4890000
|
|
1"
|
|
#4890010
|
|
0|!
|
|
0{!
|
|
#4892500
|
|
0"
|
|
#4895000
|
|
1"
|
|
#4897500
|
|
0"
|
|
#4900000
|
|
1"
|
|
#4902500
|
|
0"
|
|
#4905000
|
|
1"
|
|
#4907500
|
|
0"
|
|
#4910000
|
|
1"
|
|
#4912500
|
|
0"
|
|
#4915000
|
|
1"
|
|
#4917500
|
|
0"
|
|
#4920000
|
|
1"
|
|
#4922500
|
|
0"
|
|
#4925000
|
|
1"
|
|
#4927500
|
|
0"
|
|
#4930000
|
|
1"
|
|
#4932500
|
|
0"
|
|
#4935000
|
|
1"
|
|
#4937500
|
|
0"
|
|
#4940000
|
|
1"
|
|
#4942500
|
|
0"
|
|
#4945000
|
|
1"
|
|
#4947500
|
|
0"
|
|
#4950000
|
|
1"
|
|
#4952500
|
|
0"
|
|
#4955000
|
|
1"
|
|
#4957500
|
|
0"
|
|
#4960000
|
|
1"
|
|
#4962500
|
|
0"
|
|
#4965000
|
|
1"
|
|
#4965010
|
|
1z!
|
|
1y!
|
|
#4967500
|
|
0"
|
|
#4970000
|
|
1"
|
|
#4970010
|
|
0z!
|
|
0y!
|
|
#4972500
|
|
0"
|
|
#4975000
|
|
1"
|
|
#4977500
|
|
0"
|
|
#4980000
|
|
1"
|
|
#4982500
|
|
0"
|
|
#4985000
|
|
1"
|
|
#4987500
|
|
0"
|
|
#4990000
|
|
1"
|
|
#4992500
|
|
0"
|
|
#4995000
|
|
1"
|
|
#4997500
|
|
0"
|
|
#5000000
|
|
1"
|
|
#5002500
|
|
0"
|
|
#5005000
|
|
1"
|
|
#5007500
|
|
0"
|
|
#5010000
|
|
1"
|
|
#5012500
|
|
0"
|
|
#5015000
|
|
1"
|
|
#5017500
|
|
0"
|
|
#5020000
|
|
1"
|
|
#5022500
|
|
0"
|
|
#5025000
|
|
1"
|
|
#5027500
|
|
0"
|
|
#5030000
|
|
1"
|
|
#5032500
|
|
0"
|
|
#5035000
|
|
1"
|
|
#5037500
|
|
0"
|
|
#5040000
|
|
1"
|
|
#5042500
|
|
0"
|
|
#5045000
|
|
1"
|
|
#5045010
|
|
1x!
|
|
1w!
|
|
#5047500
|
|
0"
|
|
#5050000
|
|
1"
|
|
#5050010
|
|
0x!
|
|
0w!
|
|
#5052500
|
|
0"
|
|
#5055000
|
|
1"
|
|
#5057500
|
|
0"
|
|
#5060000
|
|
1"
|
|
#5062500
|
|
0"
|
|
#5065000
|
|
1"
|
|
#5067500
|
|
0"
|
|
#5070000
|
|
1"
|
|
#5072500
|
|
0"
|
|
#5075000
|
|
1"
|
|
#5077500
|
|
0"
|
|
#5080000
|
|
1"
|
|
#5082500
|
|
0"
|
|
#5085000
|
|
1"
|
|
#5087500
|
|
0"
|
|
#5090000
|
|
1"
|
|
#5092500
|
|
0"
|
|
#5095000
|
|
1"
|
|
#5097500
|
|
0"
|
|
#5100000
|
|
1"
|
|
#5102500
|
|
0"
|
|
#5105000
|
|
1"
|
|
#5107500
|
|
0"
|
|
#5110000
|
|
1"
|
|
#5112500
|
|
0"
|
|
#5115000
|
|
1"
|
|
#5117500
|
|
0"
|
|
#5120000
|
|
1"
|
|
#5122500
|
|
0"
|
|
#5125000
|
|
1"
|
|
#5125010
|
|
1v!
|
|
1u!
|
|
#5127500
|
|
0"
|
|
#5130000
|
|
1"
|
|
#5130010
|
|
0v!
|
|
0u!
|
|
#5132500
|
|
0"
|
|
#5135000
|
|
1"
|
|
#5137500
|
|
0"
|
|
#5140000
|
|
1"
|
|
#5142500
|
|
0"
|
|
#5145000
|
|
1"
|
|
#5147500
|
|
0"
|
|
#5150000
|
|
1"
|
|
#5152500
|
|
0"
|
|
#5155000
|
|
1"
|
|
#5157500
|
|
0"
|
|
#5160000
|
|
1"
|
|
#5162500
|
|
0"
|
|
#5165000
|
|
1"
|
|
#5167500
|
|
0"
|
|
#5170000
|
|
1"
|
|
#5172500
|
|
0"
|
|
#5175000
|
|
1"
|
|
#5177500
|
|
0"
|
|
#5180000
|
|
1"
|
|
#5182500
|
|
0"
|
|
#5185000
|
|
1"
|
|
#5187500
|
|
0"
|
|
#5190000
|
|
1"
|
|
#5192500
|
|
0"
|
|
#5195000
|
|
1"
|
|
#5197500
|
|
0"
|
|
#5200000
|
|
1"
|
|
#5202500
|
|
0"
|
|
#5205000
|
|
1"
|
|
#5205010
|
|
1t!
|
|
1s!
|
|
#5207500
|
|
0"
|
|
#5210000
|
|
1"
|
|
#5210010
|
|
0t!
|
|
0s!
|
|
#5212500
|
|
0"
|
|
#5215000
|
|
1"
|
|
#5217500
|
|
0"
|
|
#5220000
|
|
1"
|
|
#5222500
|
|
0"
|
|
#5225000
|
|
1"
|
|
#5227500
|
|
0"
|
|
#5230000
|
|
1"
|
|
#5232500
|
|
0"
|
|
#5235000
|
|
1"
|
|
#5237500
|
|
0"
|
|
#5240000
|
|
1"
|
|
#5242500
|
|
0"
|
|
#5245000
|
|
1"
|
|
#5247500
|
|
0"
|
|
#5250000
|
|
1"
|
|
#5252500
|
|
0"
|
|
#5255000
|
|
1"
|
|
#5257500
|
|
0"
|
|
#5260000
|
|
1"
|
|
#5262500
|
|
0"
|
|
#5265000
|
|
1"
|
|
#5267500
|
|
0"
|
|
#5270000
|
|
1"
|
|
#5272500
|
|
0"
|
|
#5275000
|
|
1"
|
|
#5277500
|
|
0"
|
|
#5280000
|
|
1"
|
|
#5282500
|
|
0"
|
|
#5285000
|
|
1"
|
|
#5285010
|
|
1r!
|
|
1q!
|
|
#5287500
|
|
0"
|
|
#5290000
|
|
1"
|
|
#5290010
|
|
0r!
|
|
0q!
|
|
#5292500
|
|
0"
|
|
#5295000
|
|
1"
|
|
#5297500
|
|
0"
|
|
#5300000
|
|
1"
|
|
#5302500
|
|
0"
|
|
#5305000
|
|
1"
|
|
#5307500
|
|
0"
|
|
#5310000
|
|
1"
|
|
#5312500
|
|
0"
|
|
#5315000
|
|
1"
|
|
#5317500
|
|
0"
|
|
#5320000
|
|
1"
|
|
#5322500
|
|
0"
|
|
#5325000
|
|
1"
|
|
#5327500
|
|
0"
|
|
#5330000
|
|
1"
|
|
#5332500
|
|
0"
|
|
#5335000
|
|
1"
|
|
#5337500
|
|
0"
|
|
#5340000
|
|
1"
|
|
#5342500
|
|
0"
|
|
#5345000
|
|
1"
|
|
#5347500
|
|
0"
|
|
#5350000
|
|
1"
|
|
#5352500
|
|
0"
|
|
#5355000
|
|
1"
|
|
#5357500
|
|
0"
|
|
#5360000
|
|
1"
|
|
#5362500
|
|
0"
|
|
#5365000
|
|
1"
|
|
#5365010
|
|
1p!
|
|
1o!
|
|
#5367500
|
|
0"
|
|
#5370000
|
|
1"
|
|
#5370010
|
|
0p!
|
|
0o!
|
|
#5372500
|
|
0"
|
|
#5375000
|
|
1"
|
|
#5377500
|
|
0"
|
|
#5380000
|
|
1"
|
|
#5382500
|
|
0"
|
|
#5385000
|
|
1"
|
|
#5387500
|
|
0"
|
|
#5390000
|
|
1"
|
|
#5392500
|
|
0"
|
|
#5395000
|
|
1"
|
|
#5397500
|
|
0"
|
|
#5400000
|
|
1"
|
|
#5402500
|
|
0"
|
|
#5405000
|
|
1"
|
|
#5407500
|
|
0"
|
|
#5410000
|
|
1"
|
|
#5412500
|
|
0"
|
|
#5415000
|
|
1"
|
|
#5417500
|
|
0"
|
|
#5420000
|
|
1"
|
|
#5422500
|
|
0"
|
|
#5425000
|
|
1"
|
|
#5427500
|
|
0"
|
|
#5430000
|
|
1"
|
|
#5432500
|
|
0"
|
|
#5435000
|
|
1"
|
|
#5437500
|
|
0"
|
|
#5440000
|
|
1"
|
|
#5442500
|
|
0"
|
|
#5445000
|
|
1"
|
|
#5445010
|
|
1n!
|
|
1m!
|
|
#5447500
|
|
0"
|
|
#5450000
|
|
1"
|
|
#5450010
|
|
0n!
|
|
0m!
|
|
#5452500
|
|
0"
|
|
#5455000
|
|
1"
|
|
#5457500
|
|
0"
|
|
#5460000
|
|
1"
|
|
#5462500
|
|
0"
|
|
#5465000
|
|
1"
|
|
#5467500
|
|
0"
|
|
#5470000
|
|
1"
|
|
#5472500
|
|
0"
|
|
#5475000
|
|
1"
|
|
#5477500
|
|
0"
|
|
#5480000
|
|
1"
|
|
#5482500
|
|
0"
|
|
#5485000
|
|
1"
|
|
#5487500
|
|
0"
|
|
#5490000
|
|
1"
|
|
#5492500
|
|
0"
|
|
#5495000
|
|
1"
|
|
#5497500
|
|
0"
|
|
#5500000
|
|
1"
|
|
#5502500
|
|
0"
|
|
#5505000
|
|
1"
|
|
#5507500
|
|
0"
|
|
#5510000
|
|
1"
|
|
#5512500
|
|
0"
|
|
#5515000
|
|
1"
|
|
#5517500
|
|
0"
|
|
#5520000
|
|
1"
|
|
#5522500
|
|
0"
|
|
#5525000
|
|
1"
|
|
#5525010
|
|
1l!
|
|
1k!
|
|
#5527500
|
|
0"
|
|
#5530000
|
|
1"
|
|
#5530010
|
|
0l!
|
|
0k!
|
|
#5532500
|
|
0"
|
|
#5535000
|
|
1"
|
|
#5537500
|
|
0"
|
|
#5540000
|
|
1"
|
|
#5542500
|
|
0"
|
|
#5545000
|
|
1"
|
|
#5547500
|
|
0"
|
|
#5550000
|
|
1"
|
|
#5552500
|
|
0"
|
|
#5555000
|
|
1"
|
|
#5557500
|
|
0"
|
|
#5560000
|
|
1"
|
|
#5562500
|
|
0"
|
|
#5565000
|
|
1"
|
|
#5567500
|
|
0"
|
|
#5570000
|
|
1"
|
|
#5572500
|
|
0"
|
|
#5575000
|
|
1"
|
|
#5577500
|
|
0"
|
|
#5580000
|
|
1"
|
|
#5582500
|
|
0"
|
|
#5585000
|
|
1"
|
|
#5587500
|
|
0"
|
|
#5590000
|
|
1"
|
|
#5592500
|
|
0"
|
|
#5595000
|
|
1"
|
|
#5597500
|
|
0"
|
|
#5600000
|
|
1"
|
|
#5602500
|
|
0"
|
|
#5605000
|
|
1"
|
|
#5605010
|
|
1j!
|
|
1i!
|
|
#5607500
|
|
0"
|
|
#5610000
|
|
1"
|
|
#5610010
|
|
0j!
|
|
0i!
|
|
#5612500
|
|
0"
|
|
#5615000
|
|
1"
|
|
#5617500
|
|
0"
|
|
#5620000
|
|
1"
|
|
#5622500
|
|
0"
|
|
#5625000
|
|
1"
|
|
#5627500
|
|
0"
|
|
#5630000
|
|
1"
|
|
#5632500
|
|
0"
|
|
#5635000
|
|
1"
|
|
#5637500
|
|
0"
|
|
#5640000
|
|
1"
|
|
#5642500
|
|
0"
|
|
#5645000
|
|
1"
|
|
#5647500
|
|
0"
|
|
#5650000
|
|
1"
|
|
#5652500
|
|
0"
|
|
#5655000
|
|
1"
|
|
#5657500
|
|
0"
|
|
#5660000
|
|
1"
|
|
#5662500
|
|
0"
|
|
#5665000
|
|
1"
|
|
#5667500
|
|
0"
|
|
#5670000
|
|
1"
|
|
#5672500
|
|
0"
|
|
#5675000
|
|
1"
|
|
#5677500
|
|
0"
|
|
#5680000
|
|
1"
|
|
#5682500
|
|
0"
|
|
#5685000
|
|
1"
|
|
#5685010
|
|
1h!
|
|
1g!
|
|
#5687500
|
|
0"
|
|
#5690000
|
|
1"
|
|
#5690010
|
|
0h!
|
|
0g!
|
|
#5692500
|
|
0"
|
|
#5695000
|
|
1"
|
|
#5697500
|
|
0"
|
|
#5700000
|
|
1"
|
|
#5702500
|
|
0"
|
|
#5705000
|
|
1"
|
|
#5707500
|
|
0"
|
|
#5710000
|
|
1"
|
|
#5712500
|
|
0"
|
|
#5715000
|
|
1"
|
|
#5717500
|
|
0"
|
|
#5720000
|
|
1"
|
|
#5722500
|
|
0"
|
|
#5725000
|
|
1"
|
|
#5727500
|
|
0"
|
|
#5730000
|
|
1"
|
|
#5732500
|
|
0"
|
|
#5735000
|
|
1"
|
|
#5737500
|
|
0"
|
|
#5740000
|
|
1"
|
|
#5742500
|
|
0"
|
|
#5745000
|
|
1"
|
|
#5747500
|
|
0"
|
|
#5750000
|
|
1"
|
|
#5752500
|
|
0"
|
|
#5755000
|
|
1"
|
|
#5757500
|
|
0"
|
|
#5760000
|
|
1"
|
|
#5762500
|
|
0"
|
|
#5765000
|
|
1"
|
|
#5765010
|
|
1f!
|
|
1e!
|
|
1d!
|
|
1c!
|
|
#5767500
|
|
0"
|
|
#5770000
|
|
1"
|
|
#5770010
|
|
0f!
|
|
0e!
|
|
0d!
|
|
0c!
|
|
#5772500
|
|
0"
|
|
#5775000
|
|
1"
|
|
#5777500
|
|
0"
|
|
#5780000
|
|
1"
|
|
#5782500
|
|
0"
|
|
#5785000
|
|
1"
|
|
#5787500
|
|
0"
|
|
#5790000
|
|
1"
|
|
#5792500
|
|
0"
|
|
#5795000
|
|
1"
|
|
#5797500
|
|
0"
|
|
#5800000
|
|
1"
|
|
#5802500
|
|
0"
|
|
#5805000
|
|
1"
|
|
#5807500
|
|
0"
|
|
#5810000
|
|
1"
|
|
#5812500
|
|
0"
|
|
#5815000
|
|
1"
|
|
#5817500
|
|
0"
|
|
#5820000
|
|
1"
|
|
#5822500
|
|
0"
|
|
#5825000
|
|
1"
|
|
#5827500
|
|
0"
|
|
#5830000
|
|
1"
|
|
#5832500
|
|
0"
|
|
#5835000
|
|
1"
|
|
#5837500
|
|
0"
|
|
#5840000
|
|
1"
|
|
#5842500
|
|
0"
|
|
#5845000
|
|
1"
|
|
#5845010
|
|
1b!
|
|
1a!
|
|
#5847500
|
|
0"
|
|
#5850000
|
|
1"
|
|
#5850010
|
|
0b!
|
|
0a!
|
|
#5852500
|
|
0"
|
|
#5855000
|
|
1"
|
|
#5857500
|
|
0"
|
|
#5860000
|
|
1"
|
|
#5862500
|
|
0"
|
|
#5865000
|
|
1"
|
|
#5867500
|
|
0"
|
|
#5870000
|
|
1"
|
|
#5872500
|
|
0"
|
|
#5875000
|
|
1"
|
|
#5877500
|
|
0"
|
|
#5880000
|
|
1"
|
|
#5882500
|
|
0"
|
|
#5885000
|
|
1"
|
|
#5887500
|
|
0"
|
|
#5890000
|
|
1"
|
|
#5892500
|
|
0"
|
|
#5895000
|
|
1"
|
|
#5897500
|
|
0"
|
|
#5900000
|
|
1"
|
|
#5902500
|
|
0"
|
|
#5905000
|
|
1"
|
|
#5907500
|
|
0"
|
|
#5910000
|
|
1"
|
|
#5912500
|
|
0"
|
|
#5915000
|
|
1"
|
|
#5917500
|
|
0"
|
|
#5920000
|
|
1"
|
|
#5922500
|
|
0"
|
|
#5925000
|
|
1"
|
|
#5925010
|
|
1`!
|
|
1_!
|
|
#5927500
|
|
0"
|
|
#5930000
|
|
1"
|
|
#5930010
|
|
0`!
|
|
0_!
|
|
#5932500
|
|
0"
|
|
#5935000
|
|
1"
|
|
#5937500
|
|
0"
|
|
#5940000
|
|
1"
|
|
#5942500
|
|
0"
|
|
#5945000
|
|
1"
|
|
#5947500
|
|
0"
|
|
#5950000
|
|
1"
|
|
#5952500
|
|
0"
|
|
#5955000
|
|
1"
|
|
#5957500
|
|
0"
|
|
#5960000
|
|
1"
|
|
#5962500
|
|
0"
|
|
#5965000
|
|
1"
|
|
#5967500
|
|
0"
|
|
#5970000
|
|
1"
|
|
#5972500
|
|
0"
|
|
#5975000
|
|
1"
|
|
#5977500
|
|
0"
|
|
#5980000
|
|
1"
|
|
#5982500
|
|
0"
|
|
#5985000
|
|
1"
|
|
#5987500
|
|
0"
|
|
#5990000
|
|
1"
|
|
#5992500
|
|
0"
|
|
#5995000
|
|
1"
|
|
#5997500
|
|
0"
|
|
#6000000
|
|
1"
|
|
#6002500
|
|
0"
|
|
#6005000
|
|
1"
|
|
#6005010
|
|
1^!
|
|
1]!
|
|
#6007500
|
|
0"
|
|
#6010000
|
|
1"
|
|
#6010010
|
|
0^!
|
|
0]!
|
|
#6012500
|
|
0"
|
|
#6015000
|
|
1"
|
|
#6017500
|
|
0"
|
|
#6020000
|
|
1"
|
|
#6022500
|
|
0"
|
|
#6025000
|
|
1"
|
|
#6027500
|
|
0"
|
|
#6030000
|
|
1"
|
|
#6032500
|
|
0"
|
|
#6035000
|
|
1"
|
|
#6037500
|
|
0"
|
|
#6040000
|
|
1"
|
|
#6042500
|
|
0"
|
|
#6045000
|
|
1"
|
|
#6047500
|
|
0"
|
|
#6050000
|
|
1"
|
|
#6052500
|
|
0"
|
|
#6055000
|
|
1"
|
|
#6057500
|
|
0"
|
|
#6060000
|
|
1"
|
|
#6062500
|
|
0"
|
|
#6065000
|
|
1"
|
|
#6067500
|
|
0"
|
|
#6070000
|
|
1"
|
|
#6072500
|
|
0"
|
|
#6075000
|
|
1"
|
|
#6077500
|
|
0"
|
|
#6080000
|
|
1"
|
|
#6082500
|
|
0"
|
|
#6085000
|
|
1"
|
|
#6085010
|
|
1\!
|
|
1[!
|
|
#6087500
|
|
0"
|
|
#6090000
|
|
1"
|
|
#6090010
|
|
0\!
|
|
0[!
|
|
#6092500
|
|
0"
|
|
#6095000
|
|
1"
|
|
#6097500
|
|
0"
|
|
#6100000
|
|
1"
|
|
#6102500
|
|
0"
|
|
#6105000
|
|
1"
|
|
#6107500
|
|
0"
|
|
#6110000
|
|
1"
|
|
#6112500
|
|
0"
|
|
#6115000
|
|
1"
|
|
#6117500
|
|
0"
|
|
#6120000
|
|
1"
|
|
#6122500
|
|
0"
|
|
#6125000
|
|
1"
|
|
#6127500
|
|
0"
|
|
#6130000
|
|
1"
|
|
#6132500
|
|
0"
|
|
#6135000
|
|
1"
|
|
#6137500
|
|
0"
|
|
#6140000
|
|
1"
|
|
#6142500
|
|
0"
|
|
#6145000
|
|
1"
|
|
#6147500
|
|
0"
|
|
#6150000
|
|
1"
|
|
#6152500
|
|
0"
|
|
#6155000
|
|
1"
|
|
#6157500
|
|
0"
|
|
#6160000
|
|
1"
|
|
#6162500
|
|
0"
|
|
#6165000
|
|
1"
|
|
#6165010
|
|
1Z!
|
|
1Y!
|
|
#6167500
|
|
0"
|
|
#6170000
|
|
1"
|
|
#6170010
|
|
0Z!
|
|
0Y!
|
|
#6172500
|
|
0"
|
|
#6175000
|
|
1"
|
|
#6177500
|
|
0"
|
|
#6180000
|
|
1"
|
|
#6182500
|
|
0"
|
|
#6185000
|
|
1"
|
|
#6187500
|
|
0"
|
|
#6190000
|
|
1"
|
|
#6192500
|
|
0"
|
|
#6195000
|
|
1"
|
|
#6197500
|
|
0"
|
|
#6200000
|
|
1"
|
|
#6202500
|
|
0"
|
|
#6205000
|
|
1"
|
|
#6207500
|
|
0"
|
|
#6210000
|
|
1"
|
|
#6212500
|
|
0"
|
|
#6215000
|
|
1"
|
|
#6217500
|
|
0"
|
|
#6220000
|
|
1"
|
|
#6222500
|
|
0"
|
|
#6225000
|
|
1"
|
|
#6227500
|
|
0"
|
|
#6230000
|
|
1"
|
|
#6232500
|
|
0"
|
|
#6235000
|
|
1"
|
|
#6237500
|
|
0"
|
|
#6240000
|
|
1"
|
|
#6242500
|
|
0"
|
|
#6245000
|
|
1"
|
|
#6245010
|
|
1X!
|
|
1W!
|
|
#6247500
|
|
0"
|
|
#6250000
|
|
1"
|
|
#6250010
|
|
0X!
|
|
0W!
|
|
#6252500
|
|
0"
|
|
#6255000
|
|
1"
|
|
#6257500
|
|
0"
|
|
#6260000
|
|
1"
|
|
#6262500
|
|
0"
|
|
#6265000
|
|
1"
|
|
#6267500
|
|
0"
|
|
#6270000
|
|
1"
|
|
#6272500
|
|
0"
|
|
#6275000
|
|
1"
|
|
#6277500
|
|
0"
|
|
#6280000
|
|
1"
|
|
#6282500
|
|
0"
|
|
#6285000
|
|
1"
|
|
#6287500
|
|
0"
|
|
#6290000
|
|
1"
|
|
#6292500
|
|
0"
|
|
#6295000
|
|
1"
|
|
#6297500
|
|
0"
|
|
#6300000
|
|
1"
|
|
#6302500
|
|
0"
|
|
#6305000
|
|
1"
|
|
#6307500
|
|
0"
|
|
#6310000
|
|
1"
|
|
#6312500
|
|
0"
|
|
#6315000
|
|
1"
|
|
#6317500
|
|
0"
|
|
#6320000
|
|
1"
|
|
#6322500
|
|
0"
|
|
#6325000
|
|
1"
|
|
#6325010
|
|
1V!
|
|
1U!
|
|
#6327500
|
|
0"
|
|
#6330000
|
|
1"
|
|
#6330010
|
|
0V!
|
|
0U!
|
|
#6332500
|
|
0"
|
|
#6335000
|
|
1"
|
|
#6337500
|
|
0"
|
|
#6340000
|
|
1"
|
|
#6342500
|
|
0"
|
|
#6345000
|
|
1"
|
|
#6347500
|
|
0"
|
|
#6350000
|
|
1"
|
|
#6352500
|
|
0"
|
|
#6355000
|
|
1"
|
|
#6357500
|
|
0"
|
|
#6360000
|
|
1"
|
|
#6362500
|
|
0"
|
|
#6365000
|
|
1"
|
|
#6367500
|
|
0"
|
|
#6370000
|
|
1"
|
|
#6372500
|
|
0"
|
|
#6375000
|
|
1"
|
|
#6377500
|
|
0"
|
|
#6380000
|
|
1"
|
|
#6382500
|
|
0"
|
|
#6385000
|
|
1"
|
|
#6387500
|
|
0"
|
|
#6390000
|
|
1"
|
|
#6392500
|
|
0"
|
|
#6395000
|
|
1"
|
|
#6397500
|
|
0"
|
|
#6400000
|
|
1"
|
|
#6402500
|
|
0"
|
|
#6405000
|
|
1"
|
|
#6405010
|
|
1T!
|
|
1S!
|
|
#6407500
|
|
0"
|
|
#6410000
|
|
1"
|
|
#6410010
|
|
0T!
|
|
0S!
|
|
#6412500
|
|
0"
|
|
#6415000
|
|
1"
|
|
#6417500
|
|
0"
|
|
#6420000
|
|
1"
|
|
#6422500
|
|
0"
|
|
#6425000
|
|
1"
|
|
#6427500
|
|
0"
|
|
#6430000
|
|
1"
|
|
#6432500
|
|
0"
|
|
#6435000
|
|
1"
|
|
#6437500
|
|
0"
|
|
#6440000
|
|
1"
|
|
#6442500
|
|
0"
|
|
#6445000
|
|
1"
|
|
#6447500
|
|
0"
|
|
#6450000
|
|
1"
|
|
#6452500
|
|
0"
|
|
#6455000
|
|
1"
|
|
#6457500
|
|
0"
|
|
#6460000
|
|
1"
|
|
#6462500
|
|
0"
|
|
#6465000
|
|
1"
|
|
#6467500
|
|
0"
|
|
#6470000
|
|
1"
|
|
#6472500
|
|
0"
|
|
#6475000
|
|
1"
|
|
#6477500
|
|
0"
|
|
#6480000
|
|
1"
|
|
#6482500
|
|
0"
|
|
#6485000
|
|
1"
|
|
#6485010
|
|
1R!
|
|
1Q!
|
|
#6487500
|
|
0"
|
|
#6490000
|
|
1"
|
|
#6490010
|
|
0R!
|
|
0Q!
|
|
#6492500
|
|
0"
|
|
#6495000
|
|
1"
|
|
#6497500
|
|
0"
|
|
#6500000
|
|
1"
|
|
#6502500
|
|
0"
|
|
#6505000
|
|
1"
|
|
#6507500
|
|
0"
|
|
#6510000
|
|
1"
|
|
#6512500
|
|
0"
|
|
#6515000
|
|
1"
|
|
#6517500
|
|
0"
|
|
#6520000
|
|
1"
|
|
#6522500
|
|
0"
|
|
#6525000
|
|
1"
|
|
#6527500
|
|
0"
|
|
#6530000
|
|
1"
|
|
#6532500
|
|
0"
|
|
#6535000
|
|
1"
|
|
#6537500
|
|
0"
|
|
#6540000
|
|
1"
|
|
#6542500
|
|
0"
|
|
#6545000
|
|
1"
|
|
#6547500
|
|
0"
|
|
#6550000
|
|
1"
|
|
#6552500
|
|
0"
|
|
#6555000
|
|
1"
|
|
#6557500
|
|
0"
|
|
#6560000
|
|
1"
|
|
#6562500
|
|
0"
|
|
#6565000
|
|
1"
|
|
#6565010
|
|
1P!
|
|
1O!
|
|
#6567500
|
|
0"
|
|
#6570000
|
|
1"
|
|
#6570010
|
|
0P!
|
|
0O!
|
|
#6572500
|
|
0"
|
|
#6575000
|
|
1"
|
|
#6577500
|
|
0"
|
|
#6580000
|
|
1"
|
|
#6582500
|
|
0"
|
|
#6585000
|
|
1"
|
|
#6587500
|
|
0"
|
|
#6590000
|
|
1"
|
|
#6592500
|
|
0"
|
|
#6595000
|
|
1"
|
|
#6597500
|
|
0"
|
|
#6600000
|
|
1"
|
|
#6602500
|
|
0"
|
|
#6605000
|
|
1"
|
|
#6607500
|
|
0"
|
|
#6610000
|
|
1"
|
|
#6612500
|
|
0"
|
|
#6615000
|
|
1"
|
|
#6617500
|
|
0"
|
|
#6620000
|
|
1"
|
|
#6622500
|
|
0"
|
|
#6625000
|
|
1"
|
|
#6627500
|
|
0"
|
|
#6630000
|
|
1"
|
|
#6632500
|
|
0"
|
|
#6635000
|
|
1"
|
|
#6637500
|
|
0"
|
|
#6640000
|
|
1"
|
|
#6642500
|
|
0"
|
|
#6645000
|
|
1"
|
|
#6645010
|
|
1N!
|
|
1M!
|
|
#6647500
|
|
0"
|
|
#6650000
|
|
1"
|
|
#6650010
|
|
0N!
|
|
0M!
|
|
#6652500
|
|
0"
|
|
#6655000
|
|
1"
|
|
#6657500
|
|
0"
|
|
#6660000
|
|
1"
|
|
#6662500
|
|
0"
|
|
#6665000
|
|
1"
|
|
#6667500
|
|
0"
|
|
#6670000
|
|
1"
|
|
#6672500
|
|
0"
|
|
#6675000
|
|
1"
|
|
#6677500
|
|
0"
|
|
#6680000
|
|
1"
|
|
#6682500
|
|
0"
|
|
#6685000
|
|
1"
|
|
#6687500
|
|
0"
|
|
#6690000
|
|
1"
|
|
#6692500
|
|
0"
|
|
#6695000
|
|
1"
|
|
#6697500
|
|
0"
|
|
#6700000
|
|
1"
|
|
#6702500
|
|
0"
|
|
#6705000
|
|
1"
|
|
#6707500
|
|
0"
|
|
#6710000
|
|
1"
|
|
#6712500
|
|
0"
|
|
#6715000
|
|
1"
|
|
#6717500
|
|
0"
|
|
#6720000
|
|
1"
|
|
#6722500
|
|
0"
|
|
#6725000
|
|
1"
|
|
#6725010
|
|
1K!
|
|
1J!
|
|
1I!
|
|
1H!
|
|
#6727500
|
|
0"
|
|
#6730000
|
|
1"
|
|
#6730010
|
|
0K!
|
|
0J!
|
|
0I!
|
|
0H!
|
|
#6732500
|
|
0"
|
|
#6735000
|
|
1"
|
|
#6737500
|
|
0"
|
|
#6740000
|
|
1"
|
|
#6742500
|
|
0"
|
|
#6745000
|
|
1"
|
|
#6747500
|
|
0"
|
|
#6750000
|
|
1"
|
|
#6752500
|
|
0"
|
|
#6755000
|
|
1"
|
|
#6757500
|
|
0"
|
|
#6760000
|
|
1"
|
|
#6762500
|
|
0"
|
|
#6765000
|
|
1"
|
|
#6767500
|
|
0"
|
|
#6770000
|
|
1"
|
|
#6772500
|
|
0"
|
|
#6775000
|
|
1"
|
|
#6777500
|
|
0"
|
|
#6780000
|
|
1"
|
|
#6782500
|
|
0"
|
|
#6785000
|
|
1"
|
|
#6787500
|
|
0"
|
|
#6790000
|
|
1"
|
|
#6792500
|
|
0"
|
|
#6795000
|
|
1"
|
|
#6797500
|
|
0"
|
|
#6800000
|
|
1"
|
|
#6802500
|
|
0"
|
|
#6805000
|
|
1"
|
|
#6805010
|
|
1G!
|
|
1F!
|
|
#6807500
|
|
0"
|
|
#6810000
|
|
1"
|
|
#6810010
|
|
0G!
|
|
0F!
|
|
#6812500
|
|
0"
|
|
#6815000
|
|
1"
|
|
#6817500
|
|
0"
|
|
#6820000
|
|
1"
|
|
#6822500
|
|
0"
|
|
#6825000
|
|
1"
|
|
#6827500
|
|
0"
|
|
#6830000
|
|
1"
|
|
#6832500
|
|
0"
|
|
#6835000
|
|
1"
|
|
#6837500
|
|
0"
|
|
#6840000
|
|
1"
|
|
#6842500
|
|
0"
|
|
#6845000
|
|
1"
|
|
#6847500
|
|
0"
|
|
#6850000
|
|
1"
|
|
#6852500
|
|
0"
|
|
#6855000
|
|
1"
|
|
#6857500
|
|
0"
|
|
#6860000
|
|
1"
|
|
#6862500
|
|
0"
|
|
#6865000
|
|
1"
|
|
#6867500
|
|
0"
|
|
#6870000
|
|
1"
|
|
#6872500
|
|
0"
|
|
#6875000
|
|
1"
|
|
#6877500
|
|
0"
|
|
#6880000
|
|
1"
|
|
#6882500
|
|
0"
|
|
#6885000
|
|
1"
|
|
#6885010
|
|
1E!
|
|
1D!
|
|
#6887500
|
|
0"
|
|
#6890000
|
|
1"
|
|
#6890010
|
|
0E!
|
|
0D!
|
|
#6892500
|
|
0"
|
|
#6895000
|
|
1"
|
|
#6897500
|
|
0"
|
|
#6900000
|
|
1"
|
|
#6902500
|
|
0"
|
|
#6905000
|
|
1"
|
|
#6907500
|
|
0"
|
|
#6910000
|
|
1"
|
|
#6912500
|
|
0"
|
|
#6915000
|
|
1"
|
|
#6917500
|
|
0"
|
|
#6920000
|
|
1"
|
|
#6922500
|
|
0"
|
|
#6925000
|
|
1"
|
|
#6927500
|
|
0"
|
|
#6930000
|
|
1"
|
|
#6932500
|
|
0"
|
|
#6935000
|
|
1"
|
|
#6937500
|
|
0"
|
|
#6940000
|
|
1"
|
|
#6942500
|
|
0"
|
|
#6945000
|
|
1"
|
|
#6947500
|
|
0"
|
|
#6950000
|
|
1"
|
|
#6952500
|
|
0"
|
|
#6955000
|
|
1"
|
|
#6957500
|
|
0"
|
|
#6960000
|
|
1"
|
|
#6962500
|
|
0"
|
|
#6965000
|
|
1"
|
|
#6965010
|
|
1C!
|
|
1B!
|
|
#6967500
|
|
0"
|
|
#6970000
|
|
1"
|
|
#6970010
|
|
0C!
|
|
0B!
|
|
#6972500
|
|
0"
|
|
#6975000
|
|
1"
|
|
#6977500
|
|
0"
|
|
#6980000
|
|
1"
|
|
#6982500
|
|
0"
|
|
#6985000
|
|
1"
|
|
#6987500
|
|
0"
|
|
#6990000
|
|
1"
|
|
#6992500
|
|
0"
|
|
#6995000
|
|
1"
|
|
#6997500
|
|
0"
|
|
#7000000
|
|
1"
|
|
#7002500
|
|
0"
|
|
#7005000
|
|
1"
|
|
#7007500
|
|
0"
|
|
#7010000
|
|
1"
|
|
#7012500
|
|
0"
|
|
#7015000
|
|
1"
|
|
#7017500
|
|
0"
|
|
#7020000
|
|
1"
|
|
#7022500
|
|
0"
|
|
#7025000
|
|
1"
|
|
#7027500
|
|
0"
|
|
#7030000
|
|
1"
|
|
#7032500
|
|
0"
|
|
#7035000
|
|
1"
|
|
#7037500
|
|
0"
|
|
#7040000
|
|
1"
|
|
#7042500
|
|
0"
|
|
#7045000
|
|
1"
|
|
#7045010
|
|
1A!
|
|
1@!
|
|
#7047500
|
|
0"
|
|
#7050000
|
|
1"
|
|
#7050010
|
|
0A!
|
|
0@!
|
|
#7052500
|
|
0"
|
|
#7055000
|
|
1"
|
|
#7057500
|
|
0"
|
|
#7060000
|
|
1"
|
|
#7062500
|
|
0"
|
|
#7065000
|
|
1"
|
|
#7067500
|
|
0"
|
|
#7070000
|
|
1"
|
|
#7072500
|
|
0"
|
|
#7075000
|
|
1"
|
|
#7077500
|
|
0"
|
|
#7080000
|
|
1"
|
|
#7082500
|
|
0"
|
|
#7085000
|
|
1"
|
|
#7087500
|
|
0"
|
|
#7090000
|
|
1"
|
|
#7092500
|
|
0"
|
|
#7095000
|
|
1"
|
|
#7097500
|
|
0"
|
|
#7100000
|
|
1"
|
|
#7102500
|
|
0"
|
|
#7105000
|
|
1"
|
|
#7107500
|
|
0"
|
|
#7110000
|
|
1"
|
|
#7112500
|
|
0"
|
|
#7115000
|
|
1"
|
|
#7117500
|
|
0"
|
|
#7120000
|
|
1"
|
|
#7122500
|
|
0"
|
|
#7125000
|
|
1"
|
|
#7125010
|
|
1?!
|
|
1>!
|
|
#7127500
|
|
0"
|
|
#7130000
|
|
1"
|
|
#7130010
|
|
0?!
|
|
0>!
|
|
#7132500
|
|
0"
|
|
#7135000
|
|
1"
|
|
#7137500
|
|
0"
|
|
#7140000
|
|
1"
|
|
#7142500
|
|
0"
|
|
#7145000
|
|
1"
|
|
#7147500
|
|
0"
|
|
#7150000
|
|
1"
|
|
#7152500
|
|
0"
|
|
#7155000
|
|
1"
|
|
#7157500
|
|
0"
|
|
#7160000
|
|
1"
|
|
#7162500
|
|
0"
|
|
#7165000
|
|
1"
|
|
#7167500
|
|
0"
|
|
#7170000
|
|
1"
|
|
#7172500
|
|
0"
|
|
#7175000
|
|
1"
|
|
#7177500
|
|
0"
|
|
#7180000
|
|
1"
|
|
#7182500
|
|
0"
|
|
#7185000
|
|
1"
|
|
#7187500
|
|
0"
|
|
#7190000
|
|
1"
|
|
#7192500
|
|
0"
|
|
#7195000
|
|
1"
|
|
#7197500
|
|
0"
|
|
#7200000
|
|
1"
|
|
#7202500
|
|
0"
|
|
#7205000
|
|
1"
|
|
#7205010
|
|
1=!
|
|
1<!
|
|
#7207500
|
|
0"
|
|
#7210000
|
|
1"
|
|
#7210010
|
|
0=!
|
|
0<!
|
|
#7212500
|
|
0"
|
|
#7215000
|
|
1"
|
|
#7217500
|
|
0"
|
|
#7220000
|
|
1"
|
|
#7222500
|
|
0"
|
|
#7225000
|
|
1"
|
|
#7227500
|
|
0"
|
|
#7230000
|
|
1"
|
|
#7232500
|
|
0"
|
|
#7235000
|
|
1"
|
|
#7237500
|
|
0"
|
|
#7240000
|
|
1"
|
|
#7242500
|
|
0"
|
|
#7245000
|
|
1"
|
|
#7247500
|
|
0"
|
|
#7250000
|
|
1"
|
|
#7252500
|
|
0"
|
|
#7255000
|
|
1"
|
|
#7257500
|
|
0"
|
|
#7260000
|
|
1"
|
|
#7262500
|
|
0"
|
|
#7265000
|
|
1"
|
|
#7267500
|
|
0"
|
|
#7270000
|
|
1"
|
|
#7272500
|
|
0"
|
|
#7275000
|
|
1"
|
|
#7277500
|
|
0"
|
|
#7280000
|
|
1"
|
|
#7282500
|
|
0"
|
|
#7285000
|
|
1"
|
|
#7285010
|
|
1;!
|
|
1:!
|
|
#7287500
|
|
0"
|
|
#7290000
|
|
1"
|
|
#7290010
|
|
0;!
|
|
0:!
|
|
#7292500
|
|
0"
|
|
#7295000
|
|
1"
|
|
#7297500
|
|
0"
|
|
#7300000
|
|
1"
|
|
#7302500
|
|
0"
|
|
#7305000
|
|
1"
|
|
#7307500
|
|
0"
|
|
#7310000
|
|
1"
|
|
#7312500
|
|
0"
|
|
#7315000
|
|
1"
|
|
#7317500
|
|
0"
|
|
#7320000
|
|
1"
|
|
#7322500
|
|
0"
|
|
#7325000
|
|
1"
|
|
#7327500
|
|
0"
|
|
#7330000
|
|
1"
|
|
#7332500
|
|
0"
|
|
#7335000
|
|
1"
|
|
#7337500
|
|
0"
|
|
#7340000
|
|
1"
|
|
#7342500
|
|
0"
|
|
#7345000
|
|
1"
|
|
#7347500
|
|
0"
|
|
#7350000
|
|
1"
|
|
#7352500
|
|
0"
|
|
#7355000
|
|
1"
|
|
#7357500
|
|
0"
|
|
#7360000
|
|
1"
|
|
#7362500
|
|
0"
|
|
#7365000
|
|
1"
|
|
#7365010
|
|
19!
|
|
18!
|
|
#7367500
|
|
0"
|
|
#7370000
|
|
1"
|
|
#7370010
|
|
09!
|
|
08!
|
|
#7372500
|
|
0"
|
|
#7375000
|
|
1"
|
|
#7377500
|
|
0"
|
|
#7380000
|
|
1"
|
|
#7382500
|
|
0"
|
|
#7385000
|
|
1"
|
|
#7387500
|
|
0"
|
|
#7390000
|
|
1"
|
|
#7392500
|
|
0"
|
|
#7395000
|
|
1"
|
|
#7397500
|
|
0"
|
|
#7400000
|
|
1"
|
|
#7402500
|
|
0"
|
|
#7405000
|
|
1"
|
|
#7407500
|
|
0"
|
|
#7410000
|
|
1"
|
|
#7412500
|
|
0"
|
|
#7415000
|
|
1"
|
|
#7417500
|
|
0"
|
|
#7420000
|
|
1"
|
|
#7422500
|
|
0"
|
|
#7425000
|
|
1"
|
|
#7427500
|
|
0"
|
|
#7430000
|
|
1"
|
|
#7432500
|
|
0"
|
|
#7435000
|
|
1"
|
|
#7437500
|
|
0"
|
|
#7440000
|
|
1"
|
|
#7442500
|
|
0"
|
|
#7445000
|
|
1"
|
|
#7445010
|
|
17!
|
|
16!
|
|
#7447500
|
|
0"
|
|
#7450000
|
|
1"
|
|
#7450010
|
|
07!
|
|
06!
|
|
#7452500
|
|
0"
|
|
#7455000
|
|
1"
|
|
#7457500
|
|
0"
|
|
#7460000
|
|
1"
|
|
#7462500
|
|
0"
|
|
#7465000
|
|
1"
|
|
#7467500
|
|
0"
|
|
#7470000
|
|
1"
|
|
#7472500
|
|
0"
|
|
#7475000
|
|
1"
|
|
#7477500
|
|
0"
|
|
#7480000
|
|
1"
|
|
#7482500
|
|
0"
|
|
#7485000
|
|
1"
|
|
#7487500
|
|
0"
|
|
#7490000
|
|
1"
|
|
#7492500
|
|
0"
|
|
#7495000
|
|
1"
|
|
#7497500
|
|
0"
|
|
#7500000
|
|
1"
|
|
#7502500
|
|
0"
|
|
#7505000
|
|
1"
|
|
#7507500
|
|
0"
|
|
#7510000
|
|
1"
|
|
#7512500
|
|
0"
|
|
#7515000
|
|
1"
|
|
#7517500
|
|
0"
|
|
#7520000
|
|
1"
|
|
#7522500
|
|
0"
|
|
#7525000
|
|
1"
|
|
#7525010
|
|
15!
|
|
14!
|
|
#7527500
|
|
0"
|
|
#7530000
|
|
1"
|
|
#7530010
|
|
05!
|
|
04!
|
|
#7532500
|
|
0"
|
|
#7535000
|
|
1"
|
|
#7537500
|
|
0"
|
|
#7540000
|
|
1"
|
|
#7542500
|
|
0"
|
|
#7545000
|
|
1"
|
|
#7547500
|
|
0"
|
|
#7550000
|
|
1"
|
|
#7552500
|
|
0"
|
|
#7555000
|
|
1"
|
|
#7557500
|
|
0"
|
|
#7560000
|
|
1"
|
|
#7562500
|
|
0"
|
|
#7565000
|
|
1"
|
|
#7567500
|
|
0"
|
|
#7570000
|
|
1"
|
|
#7572500
|
|
0"
|
|
#7575000
|
|
1"
|
|
#7577500
|
|
0"
|
|
#7580000
|
|
1"
|
|
#7582500
|
|
0"
|
|
#7585000
|
|
1"
|
|
#7587500
|
|
0"
|
|
#7590000
|
|
1"
|
|
#7592500
|
|
0"
|
|
#7595000
|
|
1"
|
|
#7597500
|
|
0"
|
|
#7600000
|
|
1"
|
|
#7602500
|
|
0"
|
|
#7605000
|
|
1"
|
|
#7605010
|
|
13!
|
|
12!
|
|
#7607500
|
|
0"
|
|
#7610000
|
|
1"
|
|
#7610010
|
|
03!
|
|
02!
|
|
#7612500
|
|
0"
|
|
#7615000
|
|
1"
|
|
#7617500
|
|
0"
|
|
#7620000
|
|
1"
|
|
#7622500
|
|
0"
|
|
#7625000
|
|
1"
|
|
#7627500
|
|
0"
|
|
#7630000
|
|
1"
|
|
#7632500
|
|
0"
|
|
#7635000
|
|
1"
|
|
#7637500
|
|
0"
|
|
#7640000
|
|
1"
|
|
#7642500
|
|
0"
|
|
#7645000
|
|
1"
|
|
#7647500
|
|
0"
|
|
#7650000
|
|
1"
|
|
#7652500
|
|
0"
|
|
#7655000
|
|
1"
|
|
#7657500
|
|
0"
|
|
#7660000
|
|
1"
|
|
#7662500
|
|
0"
|
|
#7665000
|
|
1"
|
|
#7667500
|
|
0"
|
|
#7670000
|
|
1"
|
|
#7672500
|
|
0"
|
|
#7675000
|
|
1"
|
|
#7677500
|
|
0"
|
|
#7680000
|
|
1"
|
|
#7682500
|
|
0"
|
|
#7685000
|
|
1"
|
|
#7685010
|
|
11!
|
|
10!
|
|
1/!
|
|
1.!
|
|
#7687500
|
|
0"
|
|
#7690000
|
|
1"
|
|
#7690010
|
|
01!
|
|
00!
|
|
0/!
|
|
0.!
|
|
#7690040
|
|
1&$
|
|
1@K
|
|
1M$
|
|
#7692500
|
|
0"
|
|
#7695000
|
|
1"
|
|
#7695040
|
|
0&$
|
|
0@K
|
|
0M$
|
|
1"$
|
|
1k9
|
|
1a9
|
|
#7697500
|
|
0"
|
|
#7700000
|
|
1"
|
|
#7700040
|
|
1.$
|
|
0"$
|
|
0k9
|
|
0a9
|
|
1E;
|
|
1;;
|
|
#7702500
|
|
0"
|
|
#7705000
|
|
1"
|
|
#7705040
|
|
0.$
|
|
1*$
|
|
1_:
|
|
1Q:
|
|
0E;
|
|
0;;
|
|
#7707500
|
|
0"
|
|
#7710000
|
|
1"
|
|
#7710040
|
|
0*$
|
|
0_:
|
|
0Q:
|
|
#7712500
|
|
0"
|
|
#7715000
|
|
1"
|
|
#7715040
|
|
12$
|
|
1TK
|
|
1Y$
|
|
#7717500
|
|
0"
|
|
#7720000
|
|
1"
|
|
#7720040
|
|
02$
|
|
0TK
|
|
0Y$
|
|
#7722500
|
|
0"
|
|
#7725000
|
|
1"
|
|
#7727500
|
|
0"
|
|
#7730000
|
|
1"
|
|
#7732500
|
|
0"
|
|
#7735000
|
|
1"
|
|
#7737500
|
|
0"
|
|
#7740000
|
|
1"
|
|
#7742500
|
|
0"
|
|
#7745000
|
|
1"
|
|
#7747500
|
|
0"
|
|
#7750000
|
|
1"
|
|
#7752500
|
|
0"
|
|
#7755000
|
|
1"
|
|
#7757500
|
|
0"
|
|
#7760000
|
|
1"
|
|
#7762500
|
|
0"
|
|
#7765000
|
|
1"
|
|
#7765010
|
|
1-!
|
|
1,!
|
|
#7767500
|
|
0"
|
|
#7770000
|
|
1"
|
|
#7770010
|
|
0-!
|
|
0,!
|
|
#7772500
|
|
0"
|
|
#7775000
|
|
1"
|
|
#7777500
|
|
0"
|
|
#7780000
|
|
1"
|
|
#7782500
|
|
0"
|
|
#7785000
|
|
1"
|
|
#7787500
|
|
0"
|
|
#7790000
|
|
1"
|
|
#7792500
|
|
0"
|
|
#7795000
|
|
1"
|
|
#7797500
|
|
0"
|
|
#7800000
|
|
1"
|
|
#7802500
|
|
0"
|
|
#7805000
|
|
1"
|
|
#7807500
|
|
0"
|
|
#7810000
|
|
1"
|
|
#7812500
|
|
0"
|
|
#7815000
|
|
1"
|
|
#7817500
|
|
0"
|
|
#7820000
|
|
1"
|
|
#7822500
|
|
0"
|
|
#7825000
|
|
1"
|
|
#7827500
|
|
0"
|
|
#7830000
|
|
1"
|
|
#7832500
|
|
0"
|
|
#7835000
|
|
1"
|
|
#7837500
|
|
0"
|
|
#7840000
|
|
1"
|
|
#7842500
|
|
0"
|
|
#7845000
|
|
1"
|
|
#7845010
|
|
1+!
|
|
1*!
|
|
#7847500
|
|
0"
|
|
#7850000
|
|
1"
|
|
#7850010
|
|
0+!
|
|
0*!
|
|
#7852500
|
|
0"
|
|
#7855000
|
|
1"
|
|
#7857500
|
|
0"
|
|
#7860000
|
|
1"
|
|
#7862500
|
|
0"
|
|
#7865000
|
|
1"
|
|
#7867500
|
|
0"
|
|
#7870000
|
|
1"
|
|
#7872500
|
|
0"
|
|
#7875000
|
|
1"
|
|
#7877500
|
|
0"
|
|
#7880000
|
|
1"
|
|
#7882500
|
|
0"
|
|
#7885000
|
|
1"
|
|
#7887500
|
|
0"
|
|
#7890000
|
|
1"
|
|
#7892500
|
|
0"
|
|
#7895000
|
|
1"
|
|
#7897500
|
|
0"
|
|
#7900000
|
|
1"
|
|
#7902500
|
|
0"
|
|
#7905000
|
|
1"
|
|
#7907500
|
|
0"
|
|
#7910000
|
|
1"
|
|
#7912500
|
|
0"
|
|
#7915000
|
|
1"
|
|
#7917500
|
|
0"
|
|
#7920000
|
|
1"
|
|
#7922500
|
|
0"
|
|
#7925000
|
|
1"
|
|
#7925010
|
|
1)!
|
|
1(!
|
|
#7927500
|
|
0"
|
|
#7930000
|
|
1"
|
|
#7930010
|
|
0)!
|
|
0(!
|
|
#7932500
|
|
0"
|
|
#7935000
|
|
1"
|
|
#7937500
|
|
0"
|
|
#7940000
|
|
1"
|
|
#7942500
|
|
0"
|
|
#7945000
|
|
1"
|
|
#7947500
|
|
0"
|
|
#7950000
|
|
1"
|
|
#7952500
|
|
0"
|
|
#7955000
|
|
1"
|
|
#7957500
|
|
0"
|
|
#7960000
|
|
1"
|
|
#7962500
|
|
0"
|
|
#7965000
|
|
1"
|
|
#7967500
|
|
0"
|
|
#7970000
|
|
1"
|
|
#7972500
|
|
0"
|
|
#7975000
|
|
1"
|
|
#7977500
|
|
0"
|
|
#7980000
|
|
1"
|
|
#7982500
|
|
0"
|
|
#7985000
|
|
1"
|
|
#7987500
|
|
0"
|
|
#7990000
|
|
1"
|
|
#7992500
|
|
0"
|
|
#7995000
|
|
1"
|
|
#7997500
|
|
0"
|
|
#8000000
|
|
1"
|
|
#8002500
|
|
0"
|
|
#8005000
|
|
1"
|
|
#8005010
|
|
1'!
|
|
1&!
|
|
#8007500
|
|
0"
|
|
#8010000
|
|
1"
|
|
#8010010
|
|
0'!
|
|
0&!
|
|
#8012500
|
|
0"
|
|
#8015000
|
|
1"
|
|
#8017500
|
|
0"
|
|
#8020000
|
|
1"
|
|
#8022500
|
|
0"
|
|
#8025000
|
|
1"
|
|
#8027500
|
|
0"
|
|
#8030000
|
|
1"
|
|
#8032500
|
|
0"
|
|
#8035000
|
|
1"
|
|
#8037500
|
|
0"
|
|
#8040000
|
|
1"
|
|
#8042500
|
|
0"
|
|
#8045000
|
|
1"
|
|
#8047500
|
|
0"
|
|
#8050000
|
|
1"
|
|
#8052500
|
|
0"
|
|
#8055000
|
|
1"
|
|
#8057500
|
|
0"
|
|
#8060000
|
|
1"
|
|
#8062500
|
|
0"
|
|
#8065000
|
|
1"
|
|
#8067500
|
|
0"
|
|
#8070000
|
|
1"
|
|
#8072500
|
|
0"
|
|
#8075000
|
|
1"
|
|
#8077500
|
|
0"
|
|
#8080000
|
|
1"
|
|
#8082500
|
|
0"
|
|
#8085000
|
|
1"
|
|
#8085010
|
|
1%!
|
|
1$!
|
|
#8087500
|
|
0"
|
|
#8090000
|
|
1"
|
|
#8090010
|
|
0%!
|
|
0$!
|
|
#8092500
|
|
0"
|
|
#8095000
|
|
1"
|
|
#8097500
|
|
0"
|
|
#8100000
|
|
1"
|
|
#8102500
|
|
0"
|
|
#8105000
|
|
1"
|
|
#8107500
|
|
0"
|
|
#8110000
|
|
1"
|
|
#8112500
|
|
0"
|
|
#8115000
|
|
1"
|
|
#8117500
|
|
0"
|
|
#8120000
|
|
1"
|
|
#8122500
|
|
0"
|
|
#8125000
|
|
1"
|
|
#8127500
|
|
0"
|
|
#8130000
|
|
1"
|
|
#8132500
|
|
0"
|
|
#8135000
|
|
1"
|
|
#8137500
|
|
0"
|
|
#8140000
|
|
1"
|
|
#8142500
|
|
0"
|
|
#8145000
|
|
1"
|
|
#8147500
|
|
0"
|
|
#8150000
|
|
1"
|
|
#8152500
|
|
0"
|
|
#8155000
|
|
1"
|
|
#8157500
|
|
0"
|
|
#8160000
|
|
1"
|
|
#8162500
|
|
0"
|
|
#8165000
|
|
1"
|
|
#8165010
|
|
1#!
|
|
1"!
|
|
#8167500
|
|
0"
|
|
#8170000
|
|
1"
|
|
#8170010
|
|
0#!
|
|
0"!
|
|
#8172500
|
|
0"
|
|
#8175000
|
|
1"
|
|
#8177500
|
|
0"
|
|
#8180000
|
|
1"
|
|
#8182500
|
|
0"
|
|
#8185000
|
|
1"
|
|
#8187500
|
|
0"
|
|
#8190000
|
|
1"
|
|
#8192500
|
|
0"
|
|
#8195000
|
|
1"
|
|
#8197500
|
|
0"
|
|
#8200000
|
|
1"
|
|
#8202500
|
|
0"
|
|
#8205000
|
|
1"
|
|
#8207500
|
|
0"
|
|
#8210000
|
|
1"
|
|
#8212500
|
|
0"
|
|
#8215000
|
|
1"
|
|
#8217500
|
|
0"
|
|
#8220000
|
|
1"
|
|
#8222500
|
|
0"
|
|
#8225000
|
|
1"
|
|
#8227500
|
|
0"
|
|
#8230000
|
|
1"
|
|
#8232500
|
|
0"
|
|
#8235000
|
|
1"
|
|
#8237500
|
|
0"
|
|
#8240000
|
|
1"
|
|
#8242500
|
|
0"
|
|
#8245000
|
|
1"
|
|
#8245010
|
|
1!!
|
|
1~
|
|
#8247500
|
|
0"
|
|
#8250000
|
|
1"
|
|
#8250010
|
|
0!!
|
|
0~
|
|
#8252500
|
|
0"
|
|
#8255000
|
|
1"
|
|
#8257500
|
|
0"
|
|
#8260000
|
|
1"
|
|
#8262500
|
|
0"
|
|
#8265000
|
|
1"
|
|
#8267500
|
|
0"
|
|
#8270000
|
|
1"
|
|
#8272500
|
|
0"
|
|
#8275000
|
|
1"
|
|
#8277500
|
|
0"
|
|
#8280000
|
|
1"
|
|
#8282500
|
|
0"
|
|
#8285000
|
|
1"
|
|
#8287500
|
|
0"
|
|
#8290000
|
|
1"
|
|
#8292500
|
|
0"
|
|
#8295000
|
|
1"
|
|
#8297500
|
|
0"
|
|
#8300000
|
|
1"
|
|
#8302500
|
|
0"
|
|
#8305000
|
|
1"
|
|
#8307500
|
|
0"
|
|
#8310000
|
|
1"
|
|
#8312500
|
|
0"
|
|
#8315000
|
|
1"
|
|
#8317500
|
|
0"
|
|
#8320000
|
|
1"
|
|
#8322500
|
|
0"
|
|
#8325000
|
|
1"
|
|
#8325010
|
|
1}
|
|
1|
|
|
#8327500
|
|
0"
|
|
#8330000
|
|
1"
|
|
#8330010
|
|
0}
|
|
0|
|
|
#8332500
|
|
0"
|
|
#8335000
|
|
1"
|
|
#8337500
|
|
0"
|
|
#8340000
|
|
1"
|
|
#8342500
|
|
0"
|
|
#8345000
|
|
1"
|
|
#8347500
|
|
0"
|
|
#8350000
|
|
1"
|
|
#8352500
|
|
0"
|
|
#8355000
|
|
1"
|
|
#8357500
|
|
0"
|
|
#8360000
|
|
1"
|
|
#8362500
|
|
0"
|
|
#8365000
|
|
1"
|
|
#8367500
|
|
0"
|
|
#8370000
|
|
1"
|
|
#8372500
|
|
0"
|
|
#8375000
|
|
1"
|
|
#8377500
|
|
0"
|
|
#8380000
|
|
1"
|
|
#8382500
|
|
0"
|
|
#8385000
|
|
1"
|
|
#8387500
|
|
0"
|
|
#8390000
|
|
1"
|
|
#8392500
|
|
0"
|
|
#8395000
|
|
1"
|
|
#8397500
|
|
0"
|
|
#8400000
|
|
1"
|
|
#8402500
|
|
0"
|
|
#8405000
|
|
1"
|
|
#8405010
|
|
1{
|
|
1z
|
|
#8407500
|
|
0"
|
|
#8410000
|
|
1"
|
|
#8410010
|
|
0{
|
|
0z
|
|
#8412500
|
|
0"
|
|
#8415000
|
|
1"
|
|
#8417500
|
|
0"
|
|
#8420000
|
|
1"
|
|
#8422500
|
|
0"
|
|
#8425000
|
|
1"
|
|
#8427500
|
|
0"
|
|
#8430000
|
|
1"
|
|
#8432500
|
|
0"
|
|
#8435000
|
|
1"
|
|
#8437500
|
|
0"
|
|
#8440000
|
|
1"
|
|
#8442500
|
|
0"
|
|
#8445000
|
|
1"
|
|
#8447500
|
|
0"
|
|
#8450000
|
|
1"
|
|
#8452500
|
|
0"
|
|
#8455000
|
|
1"
|
|
#8457500
|
|
0"
|
|
#8460000
|
|
1"
|
|
#8462500
|
|
0"
|
|
#8465000
|
|
1"
|
|
#8467500
|
|
0"
|
|
#8470000
|
|
1"
|
|
#8472500
|
|
0"
|
|
#8475000
|
|
1"
|
|
#8477500
|
|
0"
|
|
#8480000
|
|
1"
|
|
#8482500
|
|
0"
|
|
#8485000
|
|
1"
|
|
#8485010
|
|
1y
|
|
1x
|
|
#8487500
|
|
0"
|
|
#8490000
|
|
1"
|
|
#8490010
|
|
0y
|
|
0x
|
|
#8492500
|
|
0"
|
|
#8495000
|
|
1"
|
|
#8497500
|
|
0"
|
|
#8500000
|
|
1"
|
|
#8502500
|
|
0"
|
|
#8505000
|
|
1"
|
|
#8507500
|
|
0"
|
|
#8510000
|
|
1"
|
|
#8512500
|
|
0"
|
|
#8515000
|
|
1"
|
|
#8517500
|
|
0"
|
|
#8520000
|
|
1"
|
|
#8522500
|
|
0"
|
|
#8525000
|
|
1"
|
|
#8527500
|
|
0"
|
|
#8530000
|
|
1"
|
|
#8532500
|
|
0"
|
|
#8535000
|
|
1"
|
|
#8537500
|
|
0"
|
|
#8540000
|
|
1"
|
|
#8542500
|
|
0"
|
|
#8545000
|
|
1"
|
|
#8547500
|
|
0"
|
|
#8550000
|
|
1"
|
|
#8552500
|
|
0"
|
|
#8555000
|
|
1"
|
|
#8557500
|
|
0"
|
|
#8560000
|
|
1"
|
|
#8562500
|
|
0"
|
|
#8565000
|
|
1"
|
|
#8565010
|
|
1w
|
|
1v
|
|
#8567500
|
|
0"
|
|
#8570000
|
|
1"
|
|
#8570010
|
|
0w
|
|
0v
|
|
#8572500
|
|
0"
|
|
#8575000
|
|
1"
|
|
#8577500
|
|
0"
|
|
#8580000
|
|
1"
|
|
#8582500
|
|
0"
|
|
#8585000
|
|
1"
|
|
#8587500
|
|
0"
|
|
#8590000
|
|
1"
|
|
#8592500
|
|
0"
|
|
#8595000
|
|
1"
|
|
#8597500
|
|
0"
|
|
#8600000
|
|
1"
|
|
#8602500
|
|
0"
|
|
#8605000
|
|
1"
|
|
#8607500
|
|
0"
|
|
#8610000
|
|
1"
|
|
#8612500
|
|
0"
|
|
#8615000
|
|
1"
|
|
#8617500
|
|
0"
|
|
#8620000
|
|
1"
|
|
#8622500
|
|
0"
|
|
#8625000
|
|
1"
|
|
#8627500
|
|
0"
|
|
#8630000
|
|
1"
|
|
#8632500
|
|
0"
|
|
#8635000
|
|
1"
|
|
#8637500
|
|
0"
|
|
#8640000
|
|
1"
|
|
#8642500
|
|
0"
|
|
#8645000
|
|
1"
|
|
#8645010
|
|
1t
|
|
1s
|
|
1r
|
|
1q
|
|
#8647500
|
|
0"
|
|
#8650000
|
|
1"
|
|
#8650010
|
|
0t
|
|
0s
|
|
0r
|
|
0q
|
|
#8652500
|
|
0"
|
|
#8655000
|
|
1"
|
|
#8657500
|
|
0"
|
|
#8660000
|
|
1"
|
|
#8662500
|
|
0"
|
|
#8665000
|
|
1"
|
|
#8667500
|
|
0"
|
|
#8670000
|
|
1"
|
|
#8672500
|
|
0"
|
|
#8675000
|
|
1"
|
|
#8677500
|
|
0"
|
|
#8680000
|
|
1"
|
|
#8682500
|
|
0"
|
|
#8685000
|
|
1"
|
|
#8687500
|
|
0"
|
|
#8690000
|
|
1"
|
|
#8692500
|
|
0"
|
|
#8695000
|
|
1"
|
|
#8697500
|
|
0"
|
|
#8700000
|
|
1"
|
|
#8702500
|
|
0"
|
|
#8705000
|
|
1"
|
|
#8707500
|
|
0"
|
|
#8710000
|
|
1"
|
|
#8712500
|
|
0"
|
|
#8715000
|
|
1"
|
|
#8717500
|
|
0"
|
|
#8720000
|
|
1"
|
|
#8722500
|
|
0"
|
|
#8725000
|
|
1"
|
|
#8725010
|
|
1p
|
|
1o
|
|
#8727500
|
|
0"
|
|
#8730000
|
|
1"
|
|
#8730010
|
|
0p
|
|
0o
|
|
#8732500
|
|
0"
|
|
#8735000
|
|
1"
|
|
#8737500
|
|
0"
|
|
#8740000
|
|
1"
|
|
#8742500
|
|
0"
|
|
#8745000
|
|
1"
|
|
#8747500
|
|
0"
|
|
#8750000
|
|
1"
|
|
#8752500
|
|
0"
|
|
#8755000
|
|
1"
|
|
#8757500
|
|
0"
|
|
#8760000
|
|
1"
|
|
#8762500
|
|
0"
|
|
#8765000
|
|
1"
|
|
#8767500
|
|
0"
|
|
#8770000
|
|
1"
|
|
#8772500
|
|
0"
|
|
#8775000
|
|
1"
|
|
#8777500
|
|
0"
|
|
#8780000
|
|
1"
|
|
#8782500
|
|
0"
|
|
#8785000
|
|
1"
|
|
#8787500
|
|
0"
|
|
#8790000
|
|
1"
|
|
#8792500
|
|
0"
|
|
#8795000
|
|
1"
|
|
#8797500
|
|
0"
|
|
#8800000
|
|
1"
|
|
#8802500
|
|
0"
|
|
#8805000
|
|
1"
|
|
#8805010
|
|
1n
|
|
1m
|
|
#8807500
|
|
0"
|
|
#8810000
|
|
1"
|
|
#8810010
|
|
0n
|
|
0m
|
|
#8812500
|
|
0"
|
|
#8815000
|
|
1"
|
|
#8817500
|
|
0"
|
|
#8820000
|
|
1"
|
|
#8822500
|
|
0"
|
|
#8825000
|
|
1"
|
|
#8827500
|
|
0"
|
|
#8830000
|
|
1"
|
|
#8832500
|
|
0"
|
|
#8835000
|
|
1"
|
|
#8837500
|
|
0"
|
|
#8840000
|
|
1"
|
|
#8842500
|
|
0"
|
|
#8845000
|
|
1"
|
|
#8847500
|
|
0"
|
|
#8850000
|
|
1"
|
|
#8852500
|
|
0"
|
|
#8855000
|
|
1"
|
|
#8857500
|
|
0"
|
|
#8860000
|
|
1"
|
|
#8862500
|
|
0"
|
|
#8865000
|
|
1"
|
|
#8867500
|
|
0"
|
|
#8870000
|
|
1"
|
|
#8872500
|
|
0"
|
|
#8875000
|
|
1"
|
|
#8877500
|
|
0"
|
|
#8880000
|
|
1"
|
|
#8882500
|
|
0"
|
|
#8885000
|
|
1"
|
|
#8885010
|
|
1l
|
|
1k
|
|
#8887500
|
|
0"
|
|
#8890000
|
|
1"
|
|
#8890010
|
|
0l
|
|
0k
|
|
#8892500
|
|
0"
|
|
#8895000
|
|
1"
|
|
#8897500
|
|
0"
|
|
#8900000
|
|
1"
|
|
#8902500
|
|
0"
|
|
#8905000
|
|
1"
|
|
#8907500
|
|
0"
|
|
#8910000
|
|
1"
|
|
#8912500
|
|
0"
|
|
#8915000
|
|
1"
|
|
#8917500
|
|
0"
|
|
#8920000
|
|
1"
|
|
#8922500
|
|
0"
|
|
#8925000
|
|
1"
|
|
#8927500
|
|
0"
|
|
#8930000
|
|
1"
|
|
#8932500
|
|
0"
|
|
#8935000
|
|
1"
|
|
#8937500
|
|
0"
|
|
#8940000
|
|
1"
|
|
#8942500
|
|
0"
|
|
#8945000
|
|
1"
|
|
#8947500
|
|
0"
|
|
#8950000
|
|
1"
|
|
#8952500
|
|
0"
|
|
#8955000
|
|
1"
|
|
#8957500
|
|
0"
|
|
#8960000
|
|
1"
|
|
#8962500
|
|
0"
|
|
#8965000
|
|
1"
|
|
#8965010
|
|
1j
|
|
1i
|
|
#8967500
|
|
0"
|
|
#8970000
|
|
1"
|
|
#8970010
|
|
0j
|
|
0i
|
|
#8972500
|
|
0"
|
|
#8975000
|
|
1"
|
|
#8977500
|
|
0"
|
|
#8980000
|
|
1"
|
|
#8982500
|
|
0"
|
|
#8985000
|
|
1"
|
|
#8987500
|
|
0"
|
|
#8990000
|
|
1"
|
|
#8992500
|
|
0"
|
|
#8995000
|
|
1"
|
|
#8997500
|
|
0"
|
|
#9000000
|
|
1"
|
|
#9002500
|
|
0"
|
|
#9005000
|
|
1"
|
|
#9007500
|
|
0"
|
|
#9010000
|
|
1"
|
|
#9012500
|
|
0"
|
|
#9015000
|
|
1"
|
|
#9017500
|
|
0"
|
|
#9020000
|
|
1"
|
|
#9022500
|
|
0"
|
|
#9025000
|
|
1"
|
|
#9027500
|
|
0"
|
|
#9030000
|
|
1"
|
|
#9032500
|
|
0"
|
|
#9035000
|
|
1"
|
|
#9037500
|
|
0"
|
|
#9040000
|
|
1"
|
|
#9042500
|
|
0"
|
|
#9045000
|
|
1"
|
|
#9045010
|
|
1h
|
|
1g
|
|
#9047500
|
|
0"
|
|
#9050000
|
|
1"
|
|
#9050010
|
|
0h
|
|
0g
|
|
#9052500
|
|
0"
|
|
#9055000
|
|
1"
|
|
#9057500
|
|
0"
|
|
#9060000
|
|
1"
|
|
#9062500
|
|
0"
|
|
#9065000
|
|
1"
|
|
#9067500
|
|
0"
|
|
#9070000
|
|
1"
|
|
#9072500
|
|
0"
|
|
#9075000
|
|
1"
|
|
#9077500
|
|
0"
|
|
#9080000
|
|
1"
|
|
#9082500
|
|
0"
|
|
#9085000
|
|
1"
|
|
#9087500
|
|
0"
|
|
#9090000
|
|
1"
|
|
#9092500
|
|
0"
|
|
#9095000
|
|
1"
|
|
#9097500
|
|
0"
|
|
#9100000
|
|
1"
|
|
#9102500
|
|
0"
|
|
#9105000
|
|
1"
|
|
#9107500
|
|
0"
|
|
#9110000
|
|
1"
|
|
#9112500
|
|
0"
|
|
#9115000
|
|
1"
|
|
#9117500
|
|
0"
|
|
#9120000
|
|
1"
|
|
#9122500
|
|
0"
|
|
#9125000
|
|
1"
|
|
#9125010
|
|
1f
|
|
1e
|
|
#9127500
|
|
0"
|
|
#9130000
|
|
1"
|
|
#9130010
|
|
0f
|
|
0e
|
|
#9132500
|
|
0"
|
|
#9135000
|
|
1"
|
|
#9137500
|
|
0"
|
|
#9140000
|
|
1"
|
|
#9142500
|
|
0"
|
|
#9145000
|
|
1"
|
|
#9147500
|
|
0"
|
|
#9150000
|
|
1"
|
|
#9152500
|
|
0"
|
|
#9155000
|
|
1"
|
|
#9157500
|
|
0"
|
|
#9160000
|
|
1"
|
|
#9162500
|
|
0"
|
|
#9165000
|
|
1"
|
|
#9167500
|
|
0"
|
|
#9170000
|
|
1"
|
|
#9172500
|
|
0"
|
|
#9175000
|
|
1"
|
|
#9177500
|
|
0"
|
|
#9180000
|
|
1"
|
|
#9182500
|
|
0"
|
|
#9185000
|
|
1"
|
|
#9187500
|
|
0"
|
|
#9190000
|
|
1"
|
|
#9192500
|
|
0"
|
|
#9195000
|
|
1"
|
|
#9197500
|
|
0"
|
|
#9200000
|
|
1"
|
|
#9202500
|
|
0"
|
|
#9205000
|
|
1"
|
|
#9205010
|
|
1d
|
|
1c
|
|
#9207500
|
|
0"
|
|
#9210000
|
|
1"
|
|
#9210010
|
|
0d
|
|
0c
|
|
#9212500
|
|
0"
|
|
#9215000
|
|
1"
|
|
#9217500
|
|
0"
|
|
#9220000
|
|
1"
|
|
#9222500
|
|
0"
|
|
#9225000
|
|
1"
|
|
#9227500
|
|
0"
|
|
#9230000
|
|
1"
|
|
#9232500
|
|
0"
|
|
#9235000
|
|
1"
|
|
#9237500
|
|
0"
|
|
#9240000
|
|
1"
|
|
#9242500
|
|
0"
|
|
#9245000
|
|
1"
|
|
#9247500
|
|
0"
|
|
#9250000
|
|
1"
|
|
#9252500
|
|
0"
|
|
#9255000
|
|
1"
|
|
#9257500
|
|
0"
|
|
#9260000
|
|
1"
|
|
#9262500
|
|
0"
|
|
#9265000
|
|
1"
|
|
#9267500
|
|
0"
|
|
#9270000
|
|
1"
|
|
#9272500
|
|
0"
|
|
#9275000
|
|
1"
|
|
#9277500
|
|
0"
|
|
#9280000
|
|
1"
|
|
#9282500
|
|
0"
|
|
#9285000
|
|
1"
|
|
#9285010
|
|
1b
|
|
1a
|
|
#9287500
|
|
0"
|
|
#9290000
|
|
1"
|
|
#9290010
|
|
0b
|
|
0a
|
|
#9292500
|
|
0"
|
|
#9295000
|
|
1"
|
|
#9297500
|
|
0"
|
|
#9300000
|
|
1"
|
|
#9302500
|
|
0"
|
|
#9305000
|
|
1"
|
|
#9307500
|
|
0"
|
|
#9310000
|
|
1"
|
|
#9312500
|
|
0"
|
|
#9315000
|
|
1"
|
|
#9317500
|
|
0"
|
|
#9320000
|
|
1"
|
|
#9322500
|
|
0"
|
|
#9325000
|
|
1"
|
|
#9327500
|
|
0"
|
|
#9330000
|
|
1"
|
|
#9332500
|
|
0"
|
|
#9335000
|
|
1"
|
|
#9337500
|
|
0"
|
|
#9340000
|
|
1"
|
|
#9342500
|
|
0"
|
|
#9345000
|
|
1"
|
|
#9347500
|
|
0"
|
|
#9350000
|
|
1"
|
|
#9352500
|
|
0"
|
|
#9355000
|
|
1"
|
|
#9357500
|
|
0"
|
|
#9360000
|
|
1"
|
|
#9362500
|
|
0"
|
|
#9365000
|
|
1"
|
|
#9365010
|
|
1`
|
|
1_
|
|
#9367500
|
|
0"
|
|
#9370000
|
|
1"
|
|
#9370010
|
|
0`
|
|
0_
|
|
#9372500
|
|
0"
|
|
#9375000
|
|
1"
|
|
#9377500
|
|
0"
|
|
#9380000
|
|
1"
|
|
#9382500
|
|
0"
|
|
#9385000
|
|
1"
|
|
#9387500
|
|
0"
|
|
#9390000
|
|
1"
|
|
#9392500
|
|
0"
|
|
#9395000
|
|
1"
|
|
#9397500
|
|
0"
|
|
#9400000
|
|
1"
|
|
#9402500
|
|
0"
|
|
#9405000
|
|
1"
|
|
#9407500
|
|
0"
|
|
#9410000
|
|
1"
|
|
#9412500
|
|
0"
|
|
#9415000
|
|
1"
|
|
#9417500
|
|
0"
|
|
#9420000
|
|
1"
|
|
#9422500
|
|
0"
|
|
#9425000
|
|
1"
|
|
#9427500
|
|
0"
|
|
#9430000
|
|
1"
|
|
#9432500
|
|
0"
|
|
#9435000
|
|
1"
|
|
#9437500
|
|
0"
|
|
#9440000
|
|
1"
|
|
#9442500
|
|
0"
|
|
#9445000
|
|
1"
|
|
#9445010
|
|
1^
|
|
1]
|
|
#9447500
|
|
0"
|
|
#9450000
|
|
1"
|
|
#9450010
|
|
0^
|
|
0]
|
|
#9452500
|
|
0"
|
|
#9455000
|
|
1"
|
|
#9457500
|
|
0"
|
|
#9460000
|
|
1"
|
|
#9462500
|
|
0"
|
|
#9465000
|
|
1"
|
|
#9467500
|
|
0"
|
|
#9470000
|
|
1"
|
|
#9472500
|
|
0"
|
|
#9475000
|
|
1"
|
|
#9477500
|
|
0"
|
|
#9480000
|
|
1"
|
|
#9482500
|
|
0"
|
|
#9485000
|
|
1"
|
|
#9487500
|
|
0"
|
|
#9490000
|
|
1"
|
|
#9492500
|
|
0"
|
|
#9495000
|
|
1"
|
|
#9497500
|
|
0"
|
|
#9500000
|
|
1"
|
|
#9502500
|
|
0"
|
|
#9505000
|
|
1"
|
|
#9507500
|
|
0"
|
|
#9510000
|
|
1"
|
|
#9512500
|
|
0"
|
|
#9515000
|
|
1"
|
|
#9517500
|
|
0"
|
|
#9520000
|
|
1"
|
|
#9522500
|
|
0"
|
|
#9525000
|
|
1"
|
|
#9525010
|
|
1\
|
|
1[
|
|
#9527500
|
|
0"
|
|
#9530000
|
|
1"
|
|
#9530010
|
|
0\
|
|
0[
|
|
#9530040
|
|
1%$
|
|
1;K
|
|
1L$
|
|
#9532500
|
|
0"
|
|
#9535000
|
|
1"
|
|
#9535040
|
|
0%$
|
|
0;K
|
|
0L$
|
|
1!$
|
|
1Q9
|
|
1G9
|
|
#9537500
|
|
0"
|
|
#9540000
|
|
1"
|
|
#9540040
|
|
1-$
|
|
0!$
|
|
0Q9
|
|
0G9
|
|
1+;
|
|
1!;
|
|
#9542500
|
|
0"
|
|
#9545000
|
|
1"
|
|
#9545040
|
|
0-$
|
|
1)$
|
|
1A:
|
|
17:
|
|
0+;
|
|
0!;
|
|
#9547500
|
|
0"
|
|
#9550000
|
|
1"
|
|
#9550040
|
|
0)$
|
|
0A:
|
|
07:
|
|
#9552500
|
|
0"
|
|
#9555000
|
|
1"
|
|
#9555040
|
|
11$
|
|
1OK
|
|
1X$
|
|
#9557500
|
|
0"
|
|
#9560000
|
|
1"
|
|
#9560040
|
|
01$
|
|
0OK
|
|
0X$
|
|
#9562500
|
|
0"
|
|
#9565000
|
|
1"
|
|
#9567500
|
|
0"
|
|
#9570000
|
|
1"
|
|
#9572500
|
|
0"
|
|
#9575000
|
|
1"
|
|
#9577500
|
|
0"
|
|
#9580000
|
|
1"
|
|
#9582500
|
|
0"
|
|
#9585000
|
|
1"
|
|
#9587500
|
|
0"
|
|
#9590000
|
|
1"
|
|
#9592500
|
|
0"
|
|
#9595000
|
|
1"
|
|
#9597500
|
|
0"
|
|
#9600000
|
|
1"
|
|
#9602500
|
|
0"
|
|
#9605000
|
|
1"
|
|
#9605010
|
|
1Z
|
|
1Y
|
|
1X
|
|
1W
|
|
#9607500
|
|
0"
|
|
#9610000
|
|
1"
|
|
#9610010
|
|
0Z
|
|
0Y
|
|
0X
|
|
0W
|
|
#9610040
|
|
1$$
|
|
#9612500
|
|
0"
|
|
#9615000
|
|
1"
|
|
#9615040
|
|
0$$
|
|
1~#
|
|
179
|
|
1-9
|
|
#9617500
|
|
0"
|
|
#9620000
|
|
1"
|
|
#9620040
|
|
1,$
|
|
0~#
|
|
079
|
|
0-9
|
|
#9622500
|
|
0"
|
|
#9625000
|
|
1"
|
|
#9625040
|
|
0,$
|
|
1($
|
|
1JK
|
|
1O$
|
|
#9627500
|
|
0"
|
|
#9630000
|
|
1"
|
|
#9630040
|
|
0($
|
|
0JK
|
|
0O$
|
|
#9632500
|
|
0"
|
|
#9635000
|
|
1"
|
|
#9635040
|
|
10$
|
|
1y;
|
|
1o;
|
|
#9637500
|
|
0"
|
|
#9640000
|
|
1"
|
|
#9640040
|
|
00$
|
|
0y;
|
|
0o;
|
|
#9642500
|
|
0"
|
|
#9645000
|
|
1"
|
|
#9647500
|
|
0"
|
|
#9650000
|
|
1"
|
|
#9652500
|
|
0"
|
|
#9655000
|
|
1"
|
|
#9657500
|
|
0"
|
|
#9660000
|
|
1"
|
|
#9662500
|
|
0"
|
|
#9665000
|
|
1"
|
|
#9667500
|
|
0"
|
|
#9670000
|
|
1"
|
|
#9672500
|
|
0"
|
|
#9675000
|
|
1"
|
|
#9677500
|
|
0"
|
|
#9680000
|
|
1"
|
|
#9682500
|
|
0"
|
|
#9685000
|
|
1"
|
|
#9685010
|
|
1V
|
|
1U
|
|
#9687500
|
|
0"
|
|
#9690000
|
|
1"
|
|
#9690010
|
|
0V
|
|
0U
|
|
#9692500
|
|
0"
|
|
#9695000
|
|
1"
|
|
#9697500
|
|
0"
|
|
#9700000
|
|
1"
|
|
#9702500
|
|
0"
|
|
#9705000
|
|
1"
|
|
#9707500
|
|
0"
|
|
#9710000
|
|
1"
|
|
#9712500
|
|
0"
|
|
#9715000
|
|
1"
|
|
#9717500
|
|
0"
|
|
#9720000
|
|
1"
|
|
#9722500
|
|
0"
|
|
#9725000
|
|
1"
|
|
#9727500
|
|
0"
|
|
#9730000
|
|
1"
|
|
#9732500
|
|
0"
|
|
#9735000
|
|
1"
|
|
#9737500
|
|
0"
|
|
#9740000
|
|
1"
|
|
#9742500
|
|
0"
|
|
#9745000
|
|
1"
|
|
#9747500
|
|
0"
|
|
#9750000
|
|
1"
|
|
#9752500
|
|
0"
|
|
#9755000
|
|
1"
|
|
#9757500
|
|
0"
|
|
#9760000
|
|
1"
|
|
#9762500
|
|
0"
|
|
#9765000
|
|
1"
|
|
#9765010
|
|
1T
|
|
1S
|
|
#9767500
|
|
0"
|
|
#9770000
|
|
1"
|
|
#9770010
|
|
0T
|
|
0S
|
|
#9772500
|
|
0"
|
|
#9775000
|
|
1"
|
|
#9777500
|
|
0"
|
|
#9780000
|
|
1"
|
|
#9782500
|
|
0"
|
|
#9785000
|
|
1"
|
|
#9787500
|
|
0"
|
|
#9790000
|
|
1"
|
|
#9792500
|
|
0"
|
|
#9795000
|
|
1"
|
|
#9797500
|
|
0"
|
|
#9800000
|
|
1"
|
|
#9802500
|
|
0"
|
|
#9805000
|
|
1"
|
|
#9807500
|
|
0"
|
|
#9810000
|
|
1"
|
|
#9812500
|
|
0"
|
|
#9815000
|
|
1"
|
|
#9817500
|
|
0"
|
|
#9820000
|
|
1"
|
|
#9822500
|
|
0"
|
|
#9825000
|
|
1"
|
|
#9827500
|
|
0"
|
|
#9830000
|
|
1"
|
|
#9832500
|
|
0"
|
|
#9835000
|
|
1"
|
|
#9837500
|
|
0"
|
|
#9840000
|
|
1"
|
|
#9842500
|
|
0"
|
|
#9845000
|
|
1"
|
|
#9845010
|
|
1R
|
|
1Q
|
|
#9847500
|
|
0"
|
|
#9850000
|
|
1"
|
|
#9850010
|
|
0R
|
|
0Q
|
|
#9852500
|
|
0"
|
|
#9855000
|
|
1"
|
|
#9857500
|
|
0"
|
|
#9860000
|
|
1"
|
|
#9862500
|
|
0"
|
|
#9865000
|
|
1"
|
|
#9867500
|
|
0"
|
|
#9870000
|
|
1"
|
|
#9872500
|
|
0"
|
|
#9875000
|
|
1"
|
|
#9877500
|
|
0"
|
|
#9880000
|
|
1"
|
|
#9882500
|
|
0"
|
|
#9885000
|
|
1"
|
|
#9887500
|
|
0"
|
|
#9890000
|
|
1"
|
|
#9892500
|
|
0"
|
|
#9895000
|
|
1"
|
|
#9897500
|
|
0"
|
|
#9900000
|
|
1"
|
|
#9902500
|
|
0"
|
|
#9905000
|
|
1"
|
|
#9907500
|
|
0"
|
|
#9910000
|
|
1"
|
|
#9912500
|
|
0"
|
|
#9915000
|
|
1"
|
|
#9917500
|
|
0"
|
|
#9920000
|
|
1"
|
|
#9922500
|
|
0"
|
|
#9925000
|
|
1"
|
|
#9925010
|
|
1P
|
|
1O
|
|
#9927500
|
|
0"
|
|
#9930000
|
|
1"
|
|
#9930010
|
|
0P
|
|
0O
|
|
#9932500
|
|
0"
|
|
#9935000
|
|
1"
|
|
#9937500
|
|
0"
|
|
#9940000
|
|
1"
|
|
#9942500
|
|
0"
|
|
#9945000
|
|
1"
|
|
#9947500
|
|
0"
|
|
#9950000
|
|
1"
|
|
#9952500
|
|
0"
|
|
#9955000
|
|
1"
|
|
#9957500
|
|
0"
|
|
#9960000
|
|
1"
|
|
#9962500
|
|
0"
|
|
#9965000
|
|
1"
|
|
#9967500
|
|
0"
|
|
#9970000
|
|
1"
|
|
#9972500
|
|
0"
|
|
#9975000
|
|
1"
|
|
#9977500
|
|
0"
|
|
#9980000
|
|
1"
|
|
#9982500
|
|
0"
|
|
#9985000
|
|
1"
|
|
#9987500
|
|
0"
|
|
#9990000
|
|
1"
|
|
#9992500
|
|
0"
|
|
#9995000
|
|
1"
|
|
#9997500
|
|
0"
|
|
#10000000
|
|
1"
|
|
#10002500
|
|
0"
|
|
#10005000
|
|
1"
|
|
#10005010
|
|
1N
|
|
1M
|
|
#10007500
|
|
0"
|
|
#10010000
|
|
1"
|
|
#10010010
|
|
0N
|
|
0M
|
|
#10012500
|
|
0"
|
|
#10015000
|
|
1"
|
|
#10017500
|
|
0"
|
|
#10020000
|
|
1"
|
|
#10022500
|
|
0"
|
|
#10025000
|
|
1"
|
|
#10027500
|
|
0"
|
|
#10030000
|
|
1"
|
|
#10032500
|
|
0"
|
|
#10035000
|
|
1"
|
|
#10037500
|
|
0"
|
|
#10040000
|
|
1"
|
|
#10042500
|
|
0"
|
|
#10045000
|
|
1"
|
|
#10047500
|
|
0"
|
|
#10050000
|
|
1"
|
|
#10052500
|
|
0"
|
|
#10055000
|
|
1"
|
|
#10057500
|
|
0"
|
|
#10060000
|
|
1"
|
|
#10062500
|
|
0"
|
|
#10065000
|
|
1"
|
|
#10067500
|
|
0"
|
|
#10070000
|
|
1"
|
|
#10072500
|
|
0"
|
|
#10075000
|
|
1"
|
|
#10077500
|
|
0"
|
|
#10080000
|
|
1"
|
|
#10082500
|
|
0"
|
|
#10085000
|
|
1"
|
|
#10085010
|
|
1L
|
|
1K
|
|
#10087500
|
|
0"
|
|
#10090000
|
|
1"
|
|
#10090010
|
|
0L
|
|
0K
|
|
#10092500
|
|
0"
|
|
#10095000
|
|
1"
|
|
#10097500
|
|
0"
|
|
#10100000
|
|
1"
|
|
#10102500
|
|
0"
|
|
#10105000
|
|
1"
|
|
#10107500
|
|
0"
|
|
#10110000
|
|
1"
|
|
#10112500
|
|
0"
|
|
#10115000
|
|
1"
|
|
#10117500
|
|
0"
|
|
#10120000
|
|
1"
|
|
#10122500
|
|
0"
|
|
#10125000
|
|
1"
|
|
#10127500
|
|
0"
|
|
#10130000
|
|
1"
|
|
#10132500
|
|
0"
|
|
#10135000
|
|
1"
|
|
#10137500
|
|
0"
|
|
#10140000
|
|
1"
|
|
#10142500
|
|
0"
|
|
#10145000
|
|
1"
|
|
#10147500
|
|
0"
|
|
#10150000
|
|
1"
|
|
#10152500
|
|
0"
|
|
#10155000
|
|
1"
|
|
#10157500
|
|
0"
|
|
#10160000
|
|
1"
|
|
#10162500
|
|
0"
|
|
#10165000
|
|
1"
|
|
#10165010
|
|
1J
|
|
1I
|
|
#10167500
|
|
0"
|
|
#10170000
|
|
1"
|
|
#10170010
|
|
0J
|
|
0I
|
|
#10172500
|
|
0"
|
|
#10175000
|
|
1"
|
|
#10177500
|
|
0"
|
|
#10180000
|
|
1"
|
|
#10182500
|
|
0"
|
|
#10185000
|
|
1"
|
|
#10187500
|
|
0"
|
|
#10190000
|
|
1"
|
|
#10192500
|
|
0"
|
|
#10195000
|
|
1"
|
|
#10197500
|
|
0"
|
|
#10200000
|
|
1"
|
|
#10202500
|
|
0"
|
|
#10205000
|
|
1"
|
|
#10207500
|
|
0"
|
|
#10210000
|
|
1"
|
|
#10212500
|
|
0"
|
|
#10215000
|
|
1"
|
|
#10217500
|
|
0"
|
|
#10220000
|
|
1"
|
|
#10222500
|
|
0"
|
|
#10225000
|
|
1"
|
|
#10227500
|
|
0"
|
|
#10230000
|
|
1"
|
|
#10232500
|
|
0"
|
|
#10235000
|
|
1"
|
|
#10237500
|
|
0"
|
|
#10240000
|
|
1"
|
|
#10242500
|
|
0"
|
|
#10245000
|
|
1"
|
|
#10245010
|
|
1H
|
|
1G
|
|
#10247500
|
|
0"
|
|
#10250000
|
|
1"
|
|
#10250010
|
|
0H
|
|
0G
|
|
#10252500
|
|
0"
|
|
#10255000
|
|
1"
|
|
#10257500
|
|
0"
|
|
#10260000
|
|
1"
|
|
#10262500
|
|
0"
|
|
#10265000
|
|
1"
|
|
#10267500
|
|
0"
|
|
#10270000
|
|
1"
|
|
#10272500
|
|
0"
|
|
#10275000
|
|
1"
|
|
#10277500
|
|
0"
|
|
#10280000
|
|
1"
|
|
#10282500
|
|
0"
|
|
#10285000
|
|
1"
|
|
#10287500
|
|
0"
|
|
#10290000
|
|
1"
|
|
#10292500
|
|
0"
|
|
#10295000
|
|
1"
|
|
#10297500
|
|
0"
|
|
#10300000
|
|
1"
|
|
#10302500
|
|
0"
|
|
#10305000
|
|
1"
|
|
#10307500
|
|
0"
|
|
#10310000
|
|
1"
|
|
#10312500
|
|
0"
|
|
#10315000
|
|
1"
|
|
#10317500
|
|
0"
|
|
#10320000
|
|
1"
|
|
#10322500
|
|
0"
|
|
#10325000
|
|
1"
|
|
#10325010
|
|
1F
|
|
1E
|
|
#10327500
|
|
0"
|
|
#10330000
|
|
1"
|
|
#10330010
|
|
0F
|
|
0E
|
|
#10332500
|
|
0"
|
|
#10335000
|
|
1"
|
|
#10337500
|
|
0"
|
|
#10340000
|
|
1"
|
|
#10342500
|
|
0"
|
|
#10345000
|
|
1"
|
|
#10347500
|
|
0"
|
|
#10350000
|
|
1"
|
|
#10352500
|
|
0"
|
|
#10355000
|
|
1"
|
|
#10357500
|
|
0"
|
|
#10360000
|
|
1"
|
|
#10362500
|
|
0"
|
|
#10365000
|
|
1"
|
|
#10367500
|
|
0"
|
|
#10370000
|
|
1"
|
|
#10372500
|
|
0"
|
|
#10375000
|
|
1"
|
|
#10377500
|
|
0"
|
|
#10380000
|
|
1"
|
|
#10382500
|
|
0"
|
|
#10385000
|
|
1"
|
|
#10387500
|
|
0"
|
|
#10390000
|
|
1"
|
|
#10392500
|
|
0"
|
|
#10395000
|
|
1"
|
|
#10397500
|
|
0"
|
|
#10400000
|
|
1"
|
|
#10402500
|
|
0"
|
|
#10405000
|
|
1"
|
|
#10405010
|
|
1D
|
|
1C
|
|
#10407500
|
|
0"
|
|
#10410000
|
|
1"
|
|
#10410010
|
|
0D
|
|
0C
|
|
#10412500
|
|
0"
|
|
#10415000
|
|
1"
|
|
#10417500
|
|
0"
|
|
#10420000
|
|
1"
|
|
#10422500
|
|
0"
|
|
#10425000
|
|
1"
|
|
#10427500
|
|
0"
|
|
#10430000
|
|
1"
|
|
#10432500
|
|
0"
|
|
#10435000
|
|
1"
|
|
#10437500
|
|
0"
|
|
#10440000
|
|
1"
|
|
#10442500
|
|
0"
|
|
#10445000
|
|
1"
|
|
#10447500
|
|
0"
|
|
#10450000
|
|
1"
|
|
#10452500
|
|
0"
|
|
#10455000
|
|
1"
|
|
#10457500
|
|
0"
|
|
#10460000
|
|
1"
|
|
#10462500
|
|
0"
|
|
#10465000
|
|
1"
|
|
#10467500
|
|
0"
|
|
#10470000
|
|
1"
|
|
#10472500
|
|
0"
|
|
#10475000
|
|
1"
|
|
#10477500
|
|
0"
|
|
#10480000
|
|
1"
|
|
#10482500
|
|
0"
|
|
#10485000
|
|
1"
|
|
#10485010
|
|
1B
|
|
1A
|
|
#10487500
|
|
0"
|
|
#10490000
|
|
1"
|
|
#10490010
|
|
0B
|
|
0A
|
|
#10492500
|
|
0"
|
|
#10495000
|
|
1"
|
|
#10497500
|
|
0"
|
|
#10500000
|
|
1"
|
|
#10502500
|
|
0"
|
|
#10505000
|
|
1"
|
|
#10507500
|
|
0"
|
|
#10510000
|
|
1"
|
|
#10512500
|
|
0"
|
|
#10515000
|
|
1"
|
|
#10517500
|
|
0"
|
|
#10520000
|
|
1"
|
|
#10522500
|
|
0"
|
|
#10525000
|
|
1"
|
|
#10527500
|
|
0"
|
|
#10530000
|
|
1"
|
|
#10532500
|
|
0"
|
|
#10535000
|
|
1"
|
|
#10537500
|
|
0"
|
|
#10540000
|
|
1"
|
|
#10542500
|
|
0"
|
|
#10545000
|
|
1"
|
|
#10547500
|
|
0"
|
|
#10550000
|
|
1"
|
|
#10552500
|
|
0"
|
|
#10555000
|
|
1"
|
|
#10557500
|
|
0"
|
|
#10560000
|
|
1"
|
|
#10562500
|
|
0"
|
|
#10565000
|
|
1"
|
|
#10565010
|
|
1?
|
|
1>
|
|
1=
|
|
1<
|
|
#10567500
|
|
0"
|
|
#10570000
|
|
1"
|
|
#10570010
|
|
0?
|
|
0>
|
|
0=
|
|
0<
|
|
#10572500
|
|
0"
|
|
#10575000
|
|
1"
|
|
#10577500
|
|
0"
|
|
#10580000
|
|
1"
|
|
#10582500
|
|
0"
|
|
#10585000
|
|
1"
|
|
#10587500
|
|
0"
|
|
#10590000
|
|
1"
|
|
#10592500
|
|
0"
|
|
#10595000
|
|
1"
|
|
#10597500
|
|
0"
|
|
#10600000
|
|
1"
|
|
#10602500
|
|
0"
|
|
#10605000
|
|
1"
|
|
#10607500
|
|
0"
|
|
#10610000
|
|
1"
|
|
#10612500
|
|
0"
|
|
#10615000
|
|
1"
|
|
#10617500
|
|
0"
|
|
#10620000
|
|
1"
|
|
#10622500
|
|
0"
|
|
#10625000
|
|
1"
|
|
#10627500
|
|
0"
|
|
#10630000
|
|
1"
|
|
#10632500
|
|
0"
|
|
#10635000
|
|
1"
|
|
#10637500
|
|
0"
|
|
#10640000
|
|
1"
|
|
#10642500
|
|
0"
|
|
#10645000
|
|
1"
|
|
#10645010
|
|
1;
|
|
1:
|
|
#10647500
|
|
0"
|
|
#10650000
|
|
1"
|
|
#10650010
|
|
0;
|
|
0:
|
|
#10652500
|
|
0"
|
|
#10655000
|
|
1"
|
|
#10657500
|
|
0"
|
|
#10660000
|
|
1"
|
|
#10662500
|
|
0"
|
|
#10665000
|
|
1"
|
|
#10667500
|
|
0"
|
|
#10670000
|
|
1"
|
|
#10672500
|
|
0"
|
|
#10675000
|
|
1"
|
|
#10677500
|
|
0"
|
|
#10680000
|
|
1"
|
|
#10682500
|
|
0"
|
|
#10685000
|
|
1"
|
|
#10687500
|
|
0"
|
|
#10690000
|
|
1"
|
|
#10692500
|
|
0"
|
|
#10695000
|
|
1"
|
|
#10697500
|
|
0"
|
|
#10700000
|
|
1"
|
|
#10702500
|
|
0"
|
|
#10705000
|
|
1"
|
|
#10707500
|
|
0"
|
|
#10710000
|
|
1"
|
|
#10712500
|
|
0"
|
|
#10715000
|
|
1"
|
|
#10717500
|
|
0"
|
|
#10720000
|
|
1"
|
|
#10722500
|
|
0"
|
|
#10725000
|
|
1"
|
|
#10725010
|
|
19
|
|
18
|
|
#10727500
|
|
0"
|
|
#10730000
|
|
1"
|
|
#10730010
|
|
09
|
|
08
|
|
#10732500
|
|
0"
|
|
#10735000
|
|
1"
|
|
#10737500
|
|
0"
|
|
#10740000
|
|
1"
|
|
#10742500
|
|
0"
|
|
#10745000
|
|
1"
|
|
#10747500
|
|
0"
|
|
#10750000
|
|
1"
|
|
#10752500
|
|
0"
|
|
#10755000
|
|
1"
|
|
#10757500
|
|
0"
|
|
#10760000
|
|
1"
|
|
#10762500
|
|
0"
|
|
#10765000
|
|
1"
|
|
#10767500
|
|
0"
|
|
#10770000
|
|
1"
|
|
#10772500
|
|
0"
|
|
#10775000
|
|
1"
|
|
#10777500
|
|
0"
|
|
#10780000
|
|
1"
|
|
#10782500
|
|
0"
|
|
#10785000
|
|
1"
|
|
#10787500
|
|
0"
|
|
#10790000
|
|
1"
|
|
#10792500
|
|
0"
|
|
#10795000
|
|
1"
|
|
#10797500
|
|
0"
|
|
#10800000
|
|
1"
|
|
#10802500
|
|
0"
|
|
#10805000
|
|
1"
|
|
#10805010
|
|
17
|
|
16
|
|
#10807500
|
|
0"
|
|
#10810000
|
|
1"
|
|
#10810010
|
|
07
|
|
06
|
|
#10812500
|
|
0"
|
|
#10815000
|
|
1"
|
|
#10817500
|
|
0"
|
|
#10820000
|
|
1"
|
|
#10822500
|
|
0"
|
|
#10825000
|
|
1"
|
|
#10827500
|
|
0"
|
|
#10830000
|
|
1"
|
|
#10832500
|
|
0"
|
|
#10835000
|
|
1"
|
|
#10837500
|
|
0"
|
|
#10840000
|
|
1"
|
|
#10842500
|
|
0"
|
|
#10845000
|
|
1"
|
|
#10847500
|
|
0"
|
|
#10850000
|
|
1"
|
|
#10852500
|
|
0"
|
|
#10855000
|
|
1"
|
|
#10857500
|
|
0"
|
|
#10860000
|
|
1"
|
|
#10862500
|
|
0"
|
|
#10865000
|
|
1"
|
|
#10867500
|
|
0"
|
|
#10870000
|
|
1"
|
|
#10872500
|
|
0"
|
|
#10875000
|
|
1"
|
|
#10877500
|
|
0"
|
|
#10880000
|
|
1"
|
|
#10882500
|
|
0"
|
|
#10885000
|
|
1"
|
|
#10885010
|
|
15
|
|
14
|
|
#10887500
|
|
0"
|
|
#10890000
|
|
1"
|
|
#10890010
|
|
05
|
|
04
|
|
#10892500
|
|
0"
|
|
#10895000
|
|
1"
|
|
#10897500
|
|
0"
|
|
#10900000
|
|
1"
|
|
#10902500
|
|
0"
|
|
#10905000
|
|
1"
|
|
#10907500
|
|
0"
|
|
#10910000
|
|
1"
|
|
#10912500
|
|
0"
|
|
#10915000
|
|
1"
|
|
#10917500
|
|
0"
|
|
#10920000
|
|
1"
|
|
#10922500
|
|
0"
|
|
#10925000
|
|
1"
|
|
#10927500
|
|
0"
|
|
#10930000
|
|
1"
|
|
#10932500
|
|
0"
|
|
#10935000
|
|
1"
|
|
#10937500
|
|
0"
|
|
#10940000
|
|
1"
|
|
#10942500
|
|
0"
|
|
#10945000
|
|
1"
|
|
#10947500
|
|
0"
|
|
#10950000
|
|
1"
|
|
#10952500
|
|
0"
|
|
#10955000
|
|
1"
|
|
#10957500
|
|
0"
|
|
#10960000
|
|
1"
|
|
#10962500
|
|
0"
|
|
#10965000
|
|
1"
|
|
#10965010
|
|
13
|
|
12
|
|
#10967500
|
|
0"
|
|
#10970000
|
|
1"
|
|
#10970010
|
|
03
|
|
02
|
|
#10972500
|
|
0"
|
|
#10975000
|
|
1"
|
|
#10977500
|
|
0"
|
|
#10980000
|
|
1"
|
|
#10982500
|
|
0"
|
|
#10985000
|
|
1"
|
|
#10987500
|
|
0"
|
|
#10990000
|
|
1"
|
|
#10992500
|
|
0"
|
|
#10995000
|
|
1"
|
|
#10997500
|
|
0"
|
|
#11000000
|
|
1"
|
|
#11002500
|
|
0"
|
|
#11005000
|
|
1"
|
|
#11007500
|
|
0"
|
|
#11010000
|
|
1"
|
|
#11012500
|
|
0"
|
|
#11015000
|
|
1"
|
|
#11017500
|
|
0"
|
|
#11020000
|
|
1"
|
|
#11022500
|
|
0"
|
|
#11025000
|
|
1"
|
|
#11027500
|
|
0"
|
|
#11030000
|
|
1"
|
|
#11032500
|
|
0"
|
|
#11035000
|
|
1"
|
|
#11037500
|
|
0"
|
|
#11040000
|
|
1"
|
|
#11042500
|
|
0"
|
|
#11045000
|
|
1"
|
|
#11045010
|
|
11
|
|
10
|
|
#11047500
|
|
0"
|
|
#11050000
|
|
1"
|
|
#11050010
|
|
01
|
|
00
|
|
#11052500
|
|
0"
|
|
#11055000
|
|
1"
|
|
#11057500
|
|
0"
|
|
#11060000
|
|
1"
|
|
#11062500
|
|
0"
|
|
#11065000
|
|
1"
|
|
#11067500
|
|
0"
|
|
#11070000
|
|
1"
|
|
#11072500
|
|
0"
|
|
#11075000
|
|
1"
|
|
#11077500
|
|
0"
|
|
#11080000
|
|
1"
|
|
#11082500
|
|
0"
|
|
#11085000
|
|
1"
|
|
#11087500
|
|
0"
|
|
#11090000
|
|
1"
|
|
#11092500
|
|
0"
|
|
#11095000
|
|
1"
|
|
#11097500
|
|
0"
|
|
#11100000
|
|
1"
|
|
#11102500
|
|
0"
|
|
#11105000
|
|
1"
|
|
#11107500
|
|
0"
|
|
#11110000
|
|
1"
|
|
#11112500
|
|
0"
|
|
#11115000
|
|
1"
|
|
#11117500
|
|
0"
|
|
#11120000
|
|
1"
|
|
#11122500
|
|
0"
|
|
#11125000
|
|
1"
|
|
#11125010
|
|
1/
|
|
1.
|
|
#11127500
|
|
0"
|
|
#11130000
|
|
1"
|
|
#11130010
|
|
0/
|
|
0.
|
|
#11132500
|
|
0"
|
|
#11135000
|
|
1"
|
|
#11137500
|
|
0"
|
|
#11140000
|
|
1"
|
|
#11142500
|
|
0"
|
|
#11145000
|
|
1"
|
|
#11147500
|
|
0"
|
|
#11150000
|
|
1"
|
|
#11152500
|
|
0"
|
|
#11155000
|
|
1"
|
|
#11157500
|
|
0"
|
|
#11160000
|
|
1"
|
|
#11162500
|
|
0"
|
|
#11165000
|
|
1"
|
|
#11167500
|
|
0"
|
|
#11170000
|
|
1"
|
|
#11172500
|
|
0"
|
|
#11175000
|
|
1"
|
|
#11177500
|
|
0"
|
|
#11180000
|
|
1"
|
|
#11182500
|
|
0"
|
|
#11185000
|
|
1"
|
|
#11187500
|
|
0"
|
|
#11190000
|
|
1"
|
|
#11192500
|
|
0"
|
|
#11195000
|
|
1"
|
|
#11197500
|
|
0"
|
|
#11200000
|
|
1"
|
|
#11202500
|
|
0"
|
|
#11205000
|
|
1"
|
|
#11205010
|
|
1-
|
|
1,
|
|
#11207500
|
|
0"
|
|
#11210000
|
|
1"
|
|
#11210010
|
|
0-
|
|
0,
|
|
#11212500
|
|
0"
|
|
#11215000
|
|
1"
|
|
#11217500
|
|
0"
|
|
#11220000
|
|
1"
|
|
#11222500
|
|
0"
|
|
#11225000
|
|
1"
|
|
#11227500
|
|
0"
|
|
#11230000
|
|
1"
|
|
#11232500
|
|
0"
|
|
#11235000
|
|
1"
|
|
#11237500
|
|
0"
|
|
#11240000
|
|
1"
|
|
#11242500
|
|
0"
|
|
#11245000
|
|
1"
|
|
#11247500
|
|
0"
|
|
#11250000
|
|
1"
|
|
#11250040
|
|
1Y#
|
|
#11252500
|
|
0"
|
|
#11255000
|
|
1"
|
|
#11255040
|
|
0Y#
|
|
1U#
|
|
#11257500
|
|
0"
|
|
#11260000
|
|
1"
|
|
#11260040
|
|
1a#
|
|
0U#
|
|
#11262500
|
|
0"
|
|
#11265000
|
|
1"
|
|
#11265040
|
|
0a#
|
|
1]#
|
|
#11267500
|
|
0"
|
|
#11270000
|
|
1"
|
|
#11270040
|
|
1i#
|
|
0'/
|
|
0]#
|
|
#11270050
|
|
0E.
|
|
1*/
|
|
#11270060
|
|
1F.
|
|
06/
|
|
0H.
|
|
11/
|
|
1[$
|
|
#11272500
|
|
0"
|
|
#11275000
|
|
1"
|
|
#11275040
|
|
0i#
|
|
1'/
|
|
1e#
|
|
#11275050
|
|
1E.
|
|
0*/
|
|
#11275060
|
|
0F.
|
|
16/
|
|
1H.
|
|
01/
|
|
0[$
|
|
#11277500
|
|
0"
|
|
#11280000
|
|
1"
|
|
#11280040
|
|
0e#
|
|
#11282500
|
|
0"
|
|
#11285000
|
|
1"
|
|
#11285010
|
|
1+
|
|
1*
|
|
#11287500
|
|
0"
|
|
#11290000
|
|
1"
|
|
#11290010
|
|
0+
|
|
0*
|
|
#11292500
|
|
0"
|
|
#11295000
|
|
1"
|
|
#11297500
|
|
0"
|
|
#11300000
|
|
1"
|
|
#11302500
|
|
0"
|
|
#11305000
|
|
1"
|
|
#11307500
|
|
0"
|
|
#11310000
|
|
1"
|
|
#11312500
|
|
0"
|
|
#11315000
|
|
1"
|
|
#11317500
|
|
0"
|
|
#11320000
|
|
1"
|
|
#11322500
|
|
0"
|
|
#11325000
|
|
1"
|
|
#11327500
|
|
0"
|
|
#11330000
|
|
1"
|
|
#11330040
|
|
1X#
|
|
#11332500
|
|
0"
|
|
#11335000
|
|
1"
|
|
#11335040
|
|
0X#
|
|
1T#
|
|
#11337500
|
|
0"
|
|
#11340000
|
|
1"
|
|
#11340040
|
|
1`#
|
|
0T#
|
|
#11342500
|
|
0"
|
|
#11345000
|
|
1"
|
|
#11345040
|
|
0`#
|
|
1\#
|
|
#11347500
|
|
0"
|
|
#11350000
|
|
1"
|
|
#11350040
|
|
1h#
|
|
0\#
|
|
#11352500
|
|
0"
|
|
#11355000
|
|
1"
|
|
#11355040
|
|
0h#
|
|
1d#
|
|
#11357500
|
|
0"
|
|
#11360000
|
|
1"
|
|
#11360040
|
|
0d#
|
|
#11362500
|
|
0"
|
|
#11365000
|
|
1"
|
|
#11365010
|
|
1)
|
|
1(
|
|
#11367500
|
|
0"
|
|
#11370000
|
|
1"
|
|
#11370010
|
|
0)
|
|
0(
|
|
#11372500
|
|
0"
|
|
#11375000
|
|
1"
|
|
#11377500
|
|
0"
|
|
#11380000
|
|
1"
|
|
#11382500
|
|
0"
|
|
#11385000
|
|
1"
|
|
#11387500
|
|
0"
|
|
#11390000
|
|
1"
|
|
#11392500
|
|
0"
|
|
#11395000
|
|
1"
|
|
#11397500
|
|
0"
|
|
#11400000
|
|
1"
|
|
#11402500
|
|
0"
|
|
#11405000
|
|
1"
|
|
#11407500
|
|
0"
|
|
#11410000
|
|
1"
|
|
#11410040
|
|
1W#
|
|
#11412500
|
|
0"
|
|
#11415000
|
|
1"
|
|
#11415040
|
|
0W#
|
|
1S#
|
|
1P#
|
|
0{3
|
|
#11415050
|
|
0;3
|
|
1~3
|
|
#11415060
|
|
1<3
|
|
0,4
|
|
0>3
|
|
1'4
|
|
1`$
|
|
#11417500
|
|
0"
|
|
#11420000
|
|
1"
|
|
#11420040
|
|
1_#
|
|
0S#
|
|
0P#
|
|
1{3
|
|
#11420050
|
|
1;3
|
|
0~3
|
|
#11420060
|
|
0<3
|
|
1,4
|
|
1>3
|
|
0'4
|
|
0`$
|
|
#11422500
|
|
0"
|
|
#11425000
|
|
1"
|
|
#11425040
|
|
0_#
|
|
1[#
|
|
#11427500
|
|
0"
|
|
#11430000
|
|
1"
|
|
#11430040
|
|
1g#
|
|
0[#
|
|
#11432500
|
|
0"
|
|
#11435000
|
|
1"
|
|
#11435040
|
|
0g#
|
|
1c#
|
|
#11437500
|
|
0"
|
|
#11440000
|
|
1"
|
|
#11440040
|
|
0c#
|
|
#11442500
|
|
0"
|
|
#11445000
|
|
1"
|
|
#11445010
|
|
1'
|
|
1&
|
|
#11447500
|
|
0"
|
|
#11450000
|
|
1"
|
|
#11450010
|
|
0'
|
|
0&
|
|
#11450020
|
|
15$
|
|
0|3
|
|
0$1
|
|
1i<
|
|
1_<
|
|
1W>
|
|
1M>
|
|
1k@
|
|
1a@
|
|
#11450040
|
|
1u#
|
|
0;*
|
|
1#$
|
|
1':
|
|
1{9
|
|
#11452500
|
|
0"
|
|
#11455000
|
|
1"
|
|
#11455020
|
|
05$
|
|
1|3
|
|
1$1
|
|
14$
|
|
0~2
|
|
0&0
|
|
1O<
|
|
1E<
|
|
1=>
|
|
13>
|
|
1Q@
|
|
1G@
|
|
0i<
|
|
0_<
|
|
0W>
|
|
0M>
|
|
0k@
|
|
0a@
|
|
#11455040
|
|
0u#
|
|
1;*
|
|
0#$
|
|
1}#
|
|
1t#
|
|
0=)
|
|
1'9
|
|
1w8
|
|
0':
|
|
0{9
|
|
1x#
|
|
0/-
|
|
#11457500
|
|
0"
|
|
#11460000
|
|
1"
|
|
#11460020
|
|
17$
|
|
0!3
|
|
0'0
|
|
04$
|
|
1~2
|
|
1&0
|
|
0O<
|
|
0E<
|
|
0=>
|
|
03>
|
|
0Q@
|
|
0G@
|
|
1?=
|
|
15=
|
|
1-?
|
|
1#?
|
|
17J
|
|
1'J
|
|
#11460040
|
|
1+$
|
|
0}#
|
|
0t#
|
|
1=)
|
|
0'9
|
|
0w8
|
|
1o:
|
|
1e:
|
|
0x#
|
|
1/-
|
|
#11462500
|
|
0"
|
|
#11465000
|
|
1"
|
|
#11465020
|
|
07$
|
|
1!3
|
|
1'0
|
|
16$
|
|
0#2
|
|
0)/
|
|
1%=
|
|
1y<
|
|
1q>
|
|
1g>
|
|
1'A
|
|
1{@
|
|
0?=
|
|
05=
|
|
0-?
|
|
0#?
|
|
07J
|
|
0'J
|
|
#11465040
|
|
0+$
|
|
1'$
|
|
1EK
|
|
1N$
|
|
0o:
|
|
0e:
|
|
#11467500
|
|
0"
|
|
#11470000
|
|
1"
|
|
#11470020
|
|
19$
|
|
0%2
|
|
0+/
|
|
06$
|
|
1#2
|
|
1)/
|
|
0%=
|
|
0y<
|
|
0q>
|
|
0g>
|
|
0'A
|
|
0{@
|
|
1m=
|
|
1c=
|
|
1a?
|
|
1W?
|
|
1[A
|
|
1QA
|
|
#11470040
|
|
0'$
|
|
0EK
|
|
0N$
|
|
#11472500
|
|
0"
|
|
#11475000
|
|
1"
|
|
#11475020
|
|
09$
|
|
1%2
|
|
1+/
|
|
18$
|
|
0}3
|
|
0%1
|
|
1]=
|
|
1O=
|
|
1G?
|
|
1=?
|
|
1AA
|
|
17A
|
|
0m=
|
|
0c=
|
|
0a?
|
|
0W?
|
|
0[A
|
|
0QA
|
|
#11475040
|
|
1/$
|
|
1_;
|
|
1U;
|
|
#11477500
|
|
0"
|
|
#11480000
|
|
1"
|
|
#11480020
|
|
1;$
|
|
0!4
|
|
0'1
|
|
08$
|
|
1}3
|
|
1%1
|
|
0]=
|
|
0O=
|
|
0G?
|
|
0=?
|
|
0AA
|
|
07A
|
|
#11480040
|
|
0/$
|
|
0_;
|
|
0U;
|
|
#11482500
|
|
0"
|
|
#11485000
|
|
1"
|
|
#11485020
|
|
0;$
|
|
1!4
|
|
1'1
|
|
1:$
|
|
0#3
|
|
0)0
|
|
1->
|
|
1}=
|
|
1{?
|
|
1q?
|
|
1yA
|
|
1kA
|
|
#11487500
|
|
0"
|
|
#11490000
|
|
1"
|
|
#11490020
|
|
1l#
|
|
0).
|
|
04+
|
|
0:$
|
|
1#3
|
|
1)0
|
|
0->
|
|
0}=
|
|
0{?
|
|
0q?
|
|
0yA
|
|
0kA
|
|
#11490030
|
|
0S*
|
|
17+
|
|
0G-
|
|
1,.
|
|
#11490040
|
|
1V#
|
|
1M#
|
|
0#1
|
|
1H-
|
|
08.
|
|
0J-
|
|
13.
|
|
1B$
|
|
1T*
|
|
1>+
|
|
1?$
|
|
1Q#
|
|
#11490050
|
|
0A0
|
|
1&1
|
|
#11490060
|
|
1B0
|
|
021
|
|
0D0
|
|
1-1
|
|
1]$
|
|
#11492500
|
|
0"
|
|
#11495000
|
|
1"
|
|
#11495020
|
|
0l#
|
|
1).
|
|
14+
|
|
1k#
|
|
0+-
|
|
07*
|
|
#11495030
|
|
0U)
|
|
1:*
|
|
0I,
|
|
1.-
|
|
1S*
|
|
07+
|
|
1G-
|
|
0,.
|
|
#11495040
|
|
0V#
|
|
0M#
|
|
1#1
|
|
0H-
|
|
18.
|
|
1J-
|
|
03.
|
|
0B$
|
|
0T*
|
|
0>+
|
|
0?$
|
|
1R#
|
|
1L#
|
|
0%0
|
|
1J,
|
|
0:-
|
|
0L,
|
|
15-
|
|
1A$
|
|
1V)
|
|
0F*
|
|
0X)
|
|
1A*
|
|
1>$
|
|
0Q#
|
|
1O#
|
|
0}2
|
|
#11495050
|
|
0=2
|
|
1"3
|
|
0C/
|
|
1(0
|
|
1A0
|
|
0&1
|
|
#11495060
|
|
0B0
|
|
121
|
|
1D0
|
|
0-1
|
|
0]$
|
|
1D/
|
|
040
|
|
0F/
|
|
1/0
|
|
1\$
|
|
1>2
|
|
0.3
|
|
0@2
|
|
1)3
|
|
1_$
|
|
#11497500
|
|
0"
|
|
#11500000
|
|
1"
|
|
#11500020
|
|
1n#
|
|
0,-
|
|
08*
|
|
0k#
|
|
1+-
|
|
17*
|
|
1YI
|
|
1II
|
|
#11500030
|
|
1U)
|
|
0:*
|
|
1I,
|
|
0.-
|
|
#11500040
|
|
1^#
|
|
0R#
|
|
0L#
|
|
1%0
|
|
0J,
|
|
1:-
|
|
1L,
|
|
05-
|
|
0A$
|
|
0V)
|
|
1F*
|
|
1X)
|
|
0A*
|
|
0>$
|
|
0O#
|
|
1}2
|
|
#11500050
|
|
1=2
|
|
0"3
|
|
1C/
|
|
0(0
|
|
#11500060
|
|
0D/
|
|
140
|
|
1F/
|
|
0/0
|
|
0\$
|
|
0>2
|
|
1.3
|
|
1@2
|
|
0)3
|
|
0_$
|
|
#11502500
|
|
0"
|
|
#11505000
|
|
1"
|
|
#11505020
|
|
0n#
|
|
1,-
|
|
18*
|
|
1m#
|
|
0.,
|
|
0:)
|
|
0YI
|
|
0II
|
|
#11505040
|
|
0^#
|
|
1Z#
|
|
1N#
|
|
0!2
|
|
#11505050
|
|
0?1
|
|
1$2
|
|
#11505060
|
|
1@1
|
|
002
|
|
0B1
|
|
1+2
|
|
1^$
|
|
#11507500
|
|
0"
|
|
#11510000
|
|
1"
|
|
#11510020
|
|
1p#
|
|
0/,
|
|
0;)
|
|
0m#
|
|
1.,
|
|
1:)
|
|
#11510040
|
|
1f#
|
|
0Z#
|
|
0N#
|
|
1!2
|
|
#11510050
|
|
1?1
|
|
0$2
|
|
#11510060
|
|
0@1
|
|
102
|
|
1B1
|
|
0+2
|
|
0^$
|
|
#11512500
|
|
0"
|
|
#11515000
|
|
1"
|
|
#11515020
|
|
0p#
|
|
1/,
|
|
1;)
|
|
1o#
|
|
0*.
|
|
05+
|
|
#11515040
|
|
0f#
|
|
1b#
|
|
#11517500
|
|
0"
|
|
#11520000
|
|
1"
|
|
#11520020
|
|
1r#
|
|
0+.
|
|
06+
|
|
0o#
|
|
1*.
|
|
15+
|
|
14I
|
|
1(I
|
|
#11520040
|
|
0b#
|
|
#11522500
|
|
0"
|
|
#11525000
|
|
1"
|
|
#11525010
|
|
1%
|
|
1$
|
|
1YK
|
|
1z$
|
|
1J#
|
|
#11525020
|
|
0r#
|
|
1+.
|
|
16+
|
|
1q#
|
|
0--
|
|
09*
|
|
04I
|
|
0(I
|
|
#11527500
|
|
0"
|
|
#11530000
|
|
1"
|
|
#11530010
|
|
0%
|
|
0$
|
|
0YK
|
|
0z$
|
|
0J#
|
|
#11530020
|
|
0q#
|
|
1--
|
|
19*
|
|
#11532500
|
|
0"
|
|
#11535000
|
|
1"
|
|
#11537500
|
|
0"
|
|
#11540000
|
|
1"
|
|
#11542500
|
|
0"
|
|
#11545000
|
|
1"
|
|
#11547500
|
|
0"
|
|
#11550000
|
|
1"
|
|
#11552500
|
|
0"
|
|
#11555000
|
|
1"
|
|
#11557500
|
|
0"
|
|
#11560000
|
|
1"
|
|
#11562500
|
|
0"
|
|
#11565000
|
|
1"
|
|
#11567500
|
|
0"
|
|
#11570000
|
|
1"
|
|
#11572500
|
|
0"
|
|
#11575000
|
|
1"
|
|
#11577500
|
|
0"
|
|
#11580000
|
|
1"
|