riscv
/
SOFA
mirror of https://github.com/lnis-uofu/SOFA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
69 Commits 16 Branches 1 Tag 1.8 GiB
Commit Graph

22 Commits

Author SHA1 Message Date
tangxifan bbdd13ac16 [Script] Add openfpga task run for caravel architecture 2020-11-05 10:25:23 -07:00
tangxifan 0958d9c50f [Script] Add openfpga task run for embedded architecture 2020-11-02 20:09:35 -07:00
tangxifan 7125a1ed5b [Script] Add task cleanup to setup script 2020-10-24 12:00:03 -06:00
tangxifan 163108c2c5 [Script] Add openfpga task for non-adder k4 arch 2020-10-24 11:49:41 -06:00
tangxifan 935ea038c0 [Script] Minor format fix 2020-10-15 10:00:50 -06:00
tangxifan 298f259064 [Script] Add openfpga task run to setup script 2020-10-15 09:49:46 -06:00
tangxifan 66b3710d53 [Script] Improve setup script to auto setup the openfpga task-run 2020-10-14 11:06:37 -06:00
tangxifan b466a1394d [Script] Add openfpga task run scripts for new architecture 2020-10-14 09:24:00 -06:00
tangxifan 28b56d2462 [Script] Update openfpga shell script and tasks for customized fabric netlist location 2020-10-12 14:43:50 -06:00
tangxifan 0d031cf868 [Script] Add openfpga task for sdc generation and nda sclib FPGA 2020-10-10 20:20:44 -06:00
tangxifan 798e26e958 [Script] Add openfpga sdc generation script 2020-10-10 20:16:10 -06:00
tangxifan 241221959a [Script] Bug fix in task config file 2020-10-10 11:41:51 -06:00
tangxifan 3479502ab7 [Script] Update task template for testbench generation 2020-10-10 11:32:52 -06:00
tangxifan abe56ce2c2 [Script] Rename openfpga task directory to avoid name conflicts in OpenFPGA task directory 2020-10-10 11:06:28 -06:00
tangxifan 38218abeda [Script] Narrow down file modification to XML files 2020-10-09 22:47:32 -06:00
tangxifan 3fb8e425a7 [Script] initial version of setup script 2020-10-09 20:31:13 -06:00
tangxifan 070b0314fd [Script] Reduce hierarchy level of task configuration files 2020-10-09 20:21:41 -06:00
tangxifan 64043218eb [Script] Add openfpga task template 2020-10-09 20:11:12 -06:00
tangxifan 72f8323468 [Script] Start developing scripts to initialize the repository 2020-10-09 18:32:59 -06:00
tangxifan a2b42c2e5f [Script] Now use variables to redirect the output directory of Verilog/SDC files 2020-10-09 16:00:41 -06:00
tangxifan b9cbe3c69e [Flow] Add openfpga task for generate fabric 2020-10-09 15:07:18 -06:00
tangxifan 64bbaf374d [Flow] Add scripts to run OpenFPGA tasks 2020-10-09 14:49:54 -06:00