riscv
/
SOFA
mirror of https://github.com/lnis-uofu/SOFA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Arch] Patch SOFA+ arch

This commit is contained in:
tangxifan 2021-05-19 13:41:59 -06:00
parent 29d68c3ec2
commit 7da67d75cc
2 changed files with 12 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
ARCH/openfpga_arch_template/k4_frac_N8_reset_softadder_register_scan_chain_caravel_io_frac_dsp18_skywater130nm_fdhd_cc_openfpga.xml
View File

@ -217,7 +217,7 @@
<port type="input" prefix="cin" lib_name="S" size="1"/> <port type="input" prefix="cin" lib_name="S" size="1"/>
<port type="output" prefix="cout" lib_name="Y" size="1"/> <port type="output" prefix="cout" lib_name="Y" size="1"/>
</circuit_model> </circuit_model>
<circuit_model type="hard_logic" name="mult_18x18" prefix="mult_18x18" is_default="true" spice_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/spice/mult_18x18.sp" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/verilog/mult_18x18.v"> <circuit_model type="hard_logic" name="frac_mult_18x18" prefix="frac_mult_18x18" is_default="true" spice_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/spice/frac_mult_18x18.sp" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/verilog/frac_mult_18x18.v">
<design_technology type="cmos"/> <design_technology type="cmos"/>
<input_buffer exist="true" circuit_model_name="INVTX1"/> <input_buffer exist="true" circuit_model_name="INVTX1"/>
<output_buffer exist="true" circuit_model_name="INVTX1"/> <output_buffer exist="true" circuit_model_name="INVTX1"/>

13
ARCH/vpr_arch/k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_frac_dsp18_skywater130nm.xml
View File

@ -43,6 +43,15 @@
that describe them. that describe them.
--> -->
<models> <models>
<model name="mult_9">
<input_ports>
<port name="A" combinational_sink_ports="Y"/>
<port name="B" combinational_sink_ports="Y"/>
</input_ports>
<output_ports>
<port name="Y"/>
</output_ports>
</model>
<model name="mult_18"> <model name="mult_18">
<input_ports> <input_ports>
<port name="A" combinational_sink_ports="Y"/> <port name="A" combinational_sink_ports="Y"/>
@ -226,8 +235,8 @@
<pinlocations pattern="custom"> <pinlocations pattern="custom">
<loc side="left"></loc> <loc side="left"></loc>
<loc side="top" yoffset="1">mult_18.a[0:7] mult_18.b[0:7] mult_18.out[0:7]</loc> <loc side="top" yoffset="1">mult_18.a[0:7] mult_18.b[0:7] mult_18.out[0:7]</loc>
<loc side="right" y_offset="1">mult_18.a[8:12] mult_18.b[8:12] mult_18.out[8:21]</loc> <loc side="right" yoffset="1">mult_18.a[8:12] mult_18.b[8:12] mult_18.out[8:21]</loc>
<loc side="right" y_offset="0">mult_18.a[13:17] mult_18.b[13:17] mult_18.out[22:35]</loc> <loc side="right" yoffset="0">mult_18.a[13:17] mult_18.b[13:17] mult_18.out[22:35]</loc>
<loc side="bottom"></loc> <loc side="bottom"></loc>
</pinlocations> </pinlocations>
</tile> </tile>