| .. |
|
and_k6_frac.openfpga
|
bug fixed in identifying the physical interconnect for pb_graph nodes
|
2020-04-07 19:46:42 -06:00 |
|
and_k6_frac_adder_chain.openfpga
|
fix bugs in flow manager on default compress routing problems
|
2020-03-22 15:26:15 -06:00 |
|
and_k6_frac_adder_chain_mem16K.openfpga
|
bug fixed for heterogeneous block instances in top module
|
2020-03-24 17:39:26 -06:00 |
|
and_k6_frac_tileable.openfpga
|
add all the test cases considering tileable, carry chain, direct connection and memory blocks
|
2020-03-27 13:58:35 -06:00 |
|
and_k6_frac_tileable_adder_chain.openfpga
|
add all the test cases considering tileable, carry chain, direct connection and memory blocks
|
2020-03-27 13:58:35 -06:00 |
|
and_k6_frac_tileable_adder_chain_mem16K.openfpga
|
add all the test cases considering tileable, carry chain, direct connection and memory blocks
|
2020-03-27 13:58:35 -06:00 |
|
and_k6_frac_tileable_adder_chain_mem16K_aib.openfpga
|
relax asseration to allow AIB (non-I/O) blocks on the side of FPGA fabrics
|
2020-03-27 19:07:34 -06:00 |
|
and_k6_frac_tileable_adder_chain_mem16K_multi_io_capacity.openfpga
|
debugging multiple io_types; bug fixed to support I/Os in more flexible location of FPGA fabric
|
2020-03-27 16:03:42 -06:00 |
|
and_k6_frac_tileable_adder_chain_mem16K_reduced_io.openfpga
|
added FPGA architecture with I/Os on the left and right sides
|
2020-04-01 15:46:38 -06:00 |
|
and_k6_frac_tileable_adder_chain_wide_mem16K.openfpga
|
add architecture examples on wide memory blocks (width=2). tileable routing is working
|
2020-03-28 15:41:26 -06:00 |
|
and_k6_frac_tileable_adder_column_chain.openfpga
|
Now cross-column/row is optional to direct annotation in OpenFPGA architecture XML
|
2020-04-06 14:09:52 -06:00 |
|
and_k6_frac_tileable_adder_register_scan_chain.openfpga
|
openfpga shell now support continued line charactor '\'
|
2020-04-07 21:27:51 -06:00 |
|
and_k6_frac_tileable_spyio.openfpga
|
add testing script for the spy io
|
2020-04-05 15:24:40 -06:00 |
|
and_k6_frac_tileable_stdcell_mux2.openfpga
|
Add test cases about using standard cell mux2
|
2020-04-07 11:12:47 -06:00 |
|
and_k6_frac_tileable_thru_channel_adder_chain_mem16K.openfpga
|
add all the test cases considering tileable, carry chain, direct connection and memory blocks
|
2020-03-27 13:58:35 -06:00 |
|
and_k6_frac_tileable_tree_mux.openfpga
|
add test cases for using tree-like multiplexer
|
2020-04-07 10:46:49 -06:00 |
|
and_latch_k6_frac.openfpga
|
debugging multi-source lb router
|
2020-03-12 20:42:41 -06:00 |
|
and_latch_k6_frac_tileable.openfpga
|
add all the test cases considering tileable, carry chain, direct connection and memory blocks
|
2020-03-27 13:58:35 -06:00 |
|
and_latch_k6_frac_tileable_adder_chain.openfpga
|
add all the test cases considering tileable, carry chain, direct connection and memory blocks
|
2020-03-27 13:58:35 -06:00 |
|
and_latch_k6_frac_tileable_adder_chain_mem16K.openfpga
|
add all the test cases considering tileable, carry chain, direct connection and memory blocks
|
2020-03-27 13:58:35 -06:00 |
