tangxifan e17a5cbbf2 [Test] Rename to pin constraint to comply with libpcf requirement		2021-01-19 15:52:51 -07:00
..
global_tile_4clock/config	[Test] Rename to pin constraint to comply with libpcf requirement	2021-01-19 15:52:51 -07:00
global_tile_clock/config	[Test] Deploy pipeplined and2 to test cases	2021-01-10 10:28:22 -07:00
global_tile_reset/config	[Test] Use formal verification method to reduce the runtime of iverilog simulation for global tile	2020-11-30 18:11:47 -07:00