riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/openfpga_flow/tasks
History
tangxifan 10e86d334a [test] add test cases to validate the various layouts where I/Os are in the center of the grid 2022-09-16 10:29:19 -07:00
..
basic_tests [test] add test cases to validate the various layouts where I/Os are in the center of the grid 2022-09-16 10:29:19 -07:00
benchmark_sweep [Bugfix] Typo 2022-05-05 08:40:21 -06:00
compilation_verification/config [Flow] Rename OpenFPGA shell script folder name to consistent with naming convention 2020-11-22 16:37:19 -07:00
fpga_bitstream [test] now reduce the size for ql memory bank from 96x96 to 72x72; 96x96 requires >15G memory which exceeds github runner machine's RAM limit 2022-09-01 20:10:29 -07:00
fpga_sdc/sdc_time_unit [Test] Expand sdc time unit test to sweep all the available units 2021-04-11 20:14:09 -06:00
fpga_spice/generate_spice/config [Flow] Rename OpenFPGA shell script folder name to consistent with naming convention 2020-11-22 16:37:19 -07:00
fpga_verilog [Test] Fix bugs on the remaining implicit verilog test cases 2022-02-15 16:49:15 -08:00
quicklogic_tests Moved 'verific_*' and 'yosys_*' config options from 'OpenFPGA_SHELL' to 'Synthesis Parameter' sections. 2022-01-21 02:21:00 +05:00
template_tasks Adde vtr_benchmarks_template for demo 2022-05-06 22:40:36 -06:00
.gitignore Added gitignore to skip run directory tracking 2019-08-19 19:06:01 -06:00
README.md [Doc] Update README for the regression test tasks 2021-02-22 10:17:02 -07:00

README.md

Regression tests for OpenFPGA

The regression tests are grouped in category of OpenFPGA tools as well as integrated flows. The principle is that each OpenFPGA tool should have a set of regression tests.

  • compilation_verfication: a quicktest after compilation

  • Basic regression tests should focus on fundamental flow integration, such as

    • Yosys + VPR + OpenFPGA for a Verilog-to-Verification flow-run

  • FPGA-Verilog regression tests should focus on testing fabric correctness, such as

    • VPR + OpenFPGA integration for a BLIF-to-Verification flow-run

  • FPGA-Bitstream regression tests should focus on testing bitstream correctness and runtime on large devices and benchmark suites

  • FPGA-SDC regression test should focus on SDC file generation and necessary syntax check

  • FPGA-SPICE regression test should focus on SPICE netlist generation / compilation and SPICE simulations qwith QoR checks.

  • Quicklogic regression test is to ensure working flows for QuickLogic's devices and variants

  • Benchmark sweep regression test should focus on testing mainly the bitstream generation for a wide range of benchmark suites

Please keep this README up-to-date on the OpenFPGA tools