This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
c911f15a67
OpenFPGA
/
openfpga_flow
History
AurelienUoU
feddcbcb21
Merge remote-tracking branch 'origin/dev' into heterogeneous
2019-09-23 11:41:38 -06:00
..
SpiceNetlists
Moved spice and verilog netlist folder location
2019-08-17 01:49:49 -06:00
VerilogNetlists
Moved spice and verilog netlist folder location
2019-08-17 01:49:49 -06:00
arch
Add testcase in regression test for architecture with 1 IO cell/IO block
2019-09-20 10:27:26 -06:00
benchmarks
Added Test Modes - Added blif VPR Option
2019-08-22 17:00:59 -06:00
docs
Added first draft of fpga_task script
2019-08-09 00:17:06 -06:00
misc
Separated Modelsim tcl script generation
2019-09-07 12:36:22 -04:00
scripts
Added remove run directory option
2019-09-21 23:35:56 -06:00
tasks
Merge remote-tracking branch 'origin/dev' into heterogeneous
2019-09-23 11:41:38 -06:00
tech
Added Power Model Files
2019-08-19 18:55:23 -06:00
.gitignore
Added first draft of fpga_task script
2019-08-09 00:17:06 -06:00