This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
b9e1b1afc4
OpenFPGA
/
vpr7_x2p
/
vpr
/
SRC
/
fpga_x2p
History
tangxifan
b9e1b1afc4
fix a critical bug in num_reserved_sram_ports
2019-06-05 17:31:01 -06:00
..
base
fix a critical bug in num_reserved_sram_ports
2019-06-05 17:31:01 -06:00
bitstream
updated bitstream to use new RRSwitchBlock as well as the report timing engine
2019-05-24 12:54:10 -06:00
clb_pin_remap
cleaned unused variables
2019-05-13 14:45:02 -06:00
router
Merge remote-tracking branch 'origin' into tileable_sb
2019-06-05 13:31:49 -06:00
shell
Merge branch 'multimode_clb' of
https://github.com/LNIS-Projects/OpenFPGA
into multimode_clb
2019-05-13 14:45:57 -06:00
spice
Fix bug
2019-06-05 11:40:04 -06:00
verilog
fix a critical bug in num_reserved_sram_ports
2019-06-05 17:31:01 -06:00