riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/vpr7_x2p/vpr/SRC
History
tangxifan aaf8d23971 fix critical bugs in routing submodules 2019-06-05 16:43:18 -06:00
..
base add options to specify output directory of SB XML 2019-05-28 15:19:10 -06:00
fpga_x2p fix critical bugs in routing submodules 2019-06-05 16:43:18 -06:00
mrfpga cleaned unused variables 2019-05-13 14:45:02 -06:00
pack cleaned unused variables 2019-05-13 14:45:02 -06:00
place cleaned unused variables 2019-05-13 14:45:02 -06:00
power rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
route developed new rotating methods for RRSwitchBlocks, debugging ongoing 2019-05-26 23:35:30 -06:00
timing rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
util cleaned unused variables 2019-05-13 14:45:02 -06:00
ctags_vpr_src.sh Correction of the SDC to remove global clocks 2019-05-30 15:04:21 -06:00
main.c cleaned unused variables 2019-05-13 14:45:02 -06:00
shell_main.c Update VPR7 X2P with new engine 2019-04-26 12:23:47 -06:00