riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
400 Commits 70 Branches 8 Tags 105 MiB
Verilog 51.9%
C++ 20.8%
Tcl 20.5%
Coq 5.7%
Python 0.5%
Other 0.5%
Go to file
tangxifan 873e4d989f fine-tuning Verilog format and node addition to rr_blocks 2019-06-06 12:48:41 -06:00
.travis Add path modification in file changing a keyword into OpenFPGA full path 2019-06-04 15:21:15 -06:00
OpenSTA@7592f12e54 Implementation of OpenSTA in the project 2018-11-08 13:13:45 -07:00
abc Add latest abc and update ace dependence 2019-05-03 18:56:03 -06:00
abc_with_bb_support Add latest abc and update ace dependence 2019-05-03 18:56:03 -06:00
ace2 fixed bugs in CMakeLists.txt and Makefile 2019-05-03 23:03:04 -06:00
cmake Add latest abc and update ace dependence 2019-05-03 18:56:03 -06:00
compilation Addition of the dependencies in the documentation of the compilation 2019-01-10 23:28:48 -07:00
docs Update sc_flow.rst 2019-04-01 16:30:31 -06:00
examples update of the examples supplied to get the right paths 2019-01-10 00:06:20 -07:00
fpga_flow Correct fpga_flow/arch/template files 2019-06-04 16:45:04 -06:00
vpr7_x2p fine-tuning Verilog format and node addition to rr_blocks 2019-06-06 12:48:41 -06:00
yosys Update yosys to latest version + add simulation in fpga_flow 2019-05-23 17:55:49 -06:00
.gitignore update file organization and be ready for SB/CB class 2019-05-21 12:15:38 -06:00
.gitmodules Update .gitmodules 2018-12-10 12:07:05 -07:00
.travis.yml Use debug cmake build type to avoid building error 2019-06-03 15:34:26 -06:00
CMakeLists.txt upgrade Verilog SB generator using the RRSwitchBlock 2019-05-23 17:37:39 -06:00
LICENSE Create LICENSE 2018-06-26 21:52:08 -07:00
Makefile bug fix on Makefile and travis 2019-05-03 23:24:08 -06:00
README.md Update README.md 2018-12-30 14:37:17 -07:00
README_Benchmarks.md Correction of the global make, the fpga_flow and the doc 2018-11-20 14:47:15 -07:00

README.md

Getting Started with FPGA-SPICE

Build Status Documentation Status

Introduction

FPGA-SPICE is an extension to VPR. It is an IP Verilog Generator allowing reliable and fast testing of heterogeneous architectures.

Compilation

The different ways of compiling can be found in the ./compilation folder.

We currently implemented it for:

  1. Ubuntu 18.04
  2. Red Hat 7.5
  3. MacOS High Sierra 10.13.4

Please note that those were the versions we tested the software for. It might work with earlier versions and other distributions.

Documentation

OpenFPGA's full documentation includes tutorials, descriptions of the design flow, and tool options.

Examples

You can find in the folder ./examples. This will help you get in touch with the software and test different configurations to see how FPGA-SPICE reacts to them.

./example_x.sh allows to launch the script linked to example_x.xml and .blif.

In all the examples, the CLBs are composed of LUTs, FFs and MUXs as a base.

Example 1 shows a very basic design with only 4 inputs on the LUTs, a FF and a MUX in the CLB (only 1). It implements an inverter and allows the user to see the very core of the .xml file.

Example 2 increases the complexity by having 3x3 CLBs and 4 slices per CLB. The slices provide a feedback to the input structure and input MUXs are added.