riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update sc_flow.rst

This commit is contained in:
BaudouinChauviere 2019-04-01 16:30:31 -06:00 committed by GitHub
parent 361bbc13e3
commit cb34ac0243
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
docs/source/fpga_verilog/sc_flow.rst
View File

@ -11,7 +11,7 @@ Because of the commercial nature of the semi-custom design tools we are using,
:scale: 30%
:alt: Diagram of the Layouting process
:numref:`Layout_Diagram` shows the different steps involved into realizing the layout for any design. CTS stands for Clock Tree Synthesys and PPA stands for Power-Performance-Area. First, we create the floorplan with the different tiles involved in the FPGA i.e. the CLBs and place them. Then the clock tree is generated. Finally the design is routed and the PPA signoff is realized. Coupled with FPGA-SPICE, we get silicon level analysis on the design.
:numref:`Layout_Diagram` shows the different steps involved in realizing the layout for any design. CTS stands for Clock Tree Synthesis, and PPA stands for Power-Performance-Area. First, we create the floorplan with the different tiles involved in the FPGA, i.e., the CLBs and place them. Then the clock tree is generated. Finally, the design is routed, and the PPA signoff is realized. Coupled with FPGA-SPICE, we get silicon level analysis on the design.
In :numref:`Layout_Floorplan`, we show the result we get from the floorplanning we get through Cadence Innovus.