riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/vpr7_x2p/vpr/SRC/fpga_spice/base
History
tangxifan 861c449606 support wired LUT in FPGA-SPICE and FPGA-Verilog 2018-11-15 15:57:49 -07:00
..
fpga_spice_api.c rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
fpga_spice_api.h rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
fpga_spice_backannotate_utils.c support wired LUT in FPGA-SPICE and FPGA-Verilog 2018-11-15 15:57:49 -07:00
fpga_spice_backannotate_utils.h rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
fpga_spice_bitstream.c rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
fpga_spice_bitstream.h rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
fpga_spice_globals.c rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
fpga_spice_globals.h support wired LUT in FPGA-SPICE and FPGA-Verilog 2018-11-15 15:57:49 -07:00
fpga_spice_setup.c rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
fpga_spice_setup.h rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
fpga_spice_utils.c support wired LUT in FPGA-SPICE and FPGA-Verilog 2018-11-15 15:57:49 -07:00
fpga_spice_utils.h support wired LUT in FPGA-SPICE and FPGA-Verilog 2018-11-15 15:57:49 -07:00
quicksort.c rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
quicksort.h rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00