riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/vpr7_x2p/vpr
History
tangxifan 861c449606 support wired LUT in FPGA-SPICE and FPGA-Verilog 2018-11-15 15:57:49 -07:00
..
Circuits rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
SRC support wired LUT in FPGA-SPICE and FPGA-Verilog 2018-11-15 15:57:49 -07:00
SpiceNetlists rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
VerilogNetlists rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
Makefile rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
go.sh ReadMe modifications to add the beginning of the FPGA-SPICE tutorial 2018-09-27 09:33:39 -06:00