861c449606
support wired LUT in FPGA-SPICE and FPGA-Verilog
2018-11-15 15:57:49 -07:00
f7d7a056da
Modification of the fpga_spice_utils
2018-11-15 14:11:55 -07:00
c81d00bb51
Correction of the double free bug
2018-11-15 13:55:16 -07:00
c67ba5f58a
clean up codes
2018-09-27 14:26:08 -06:00
31c3eba111
ReadMe modifications to add the beginning of the FPGA-SPICE tutorial
...
Modifications on the addresses aswell and the different commands when they were not working.
To do still:
-create a script to change the addresses when needed
-continue the tutorial
2018-09-27 09:33:39 -06:00
681cca99a4
fix a bug in tapbuf
2018-09-21 19:00:22 -06:00
d683134b12
rename customized vpr7 to vpr7 XML to Production
2018-09-17 23:10:45 -06:00
tangxifan
Baudouin Chauviere