tangxifan 021fedbc12 update fabric key to synchronize with new module/instance naming		2020-07-24 12:55:40 -06:00
..
OpenFPGAShellScripts	add bitstream generation only test case to CI	2020-07-02 16:31:22 -06:00
SpiceNetlists	Moved spice and verilog netlist folder location	2019-08-17 01:49:49 -06:00
VerilogNetlists	update arch to support reset signal for SRAm	2020-06-11 19:31:14 -06:00
benchmarks	bug fix in the regression test due to benchmark changes	2020-07-22 13:17:05 -06:00
docs	Added first draft of fpga_task script	2019-08-09 00:17:06 -06:00
fabric_keys	update fabric key to synchronize with new module/instance naming	2020-07-24 12:55:40 -06:00
misc	Fixed modelsim include references	2020-06-11 19:28:13 -06:00
openfpga_arch	update openfpga architecture README for power-gating	2020-07-22 21:55:59 -06:00
openfpga_simulation_settings	add example simulation setting for openfpga flow	2020-06-11 19:31:15 -06:00
scripts	BugFix: Fixed yosys_vpr with openFPGA_Shell	2020-07-22 11:57:04 -06:00
tasks	add power gate inverter test case (full testbench)	2020-07-22 20:09:52 -06:00
tech	Added Power Model Files	2019-08-19 18:55:23 -06:00
vpr_arch	use k6_n10 architecture to reduce CI runtime	2020-07-22 13:45:55 -06:00
.gitignore	Added first draft of fpga_task script	2019-08-09 00:17:06 -06:00