22 lines
414 B
Verilog
22 lines
414 B
Verilog
module $__MY_DPRAM_128x8 (
|
|
output [0:7] B1DATA,
|
|
input CLK1,
|
|
input [0:6] B1ADDR,
|
|
input [0:6] A1ADDR,
|
|
input [0:7] A1DATA,
|
|
input A1EN,
|
|
input B1EN );
|
|
|
|
generate
|
|
dpram_128x8 #() _TECHMAP_REPLACE_ (
|
|
.clk (CLK1),
|
|
.wen (A1EN),
|
|
.waddr (A1ADDR),
|
|
.data_in (A1DATA),
|
|
.ren (B1EN),
|
|
.raddr (B1ADDR),
|
|
.data_out (B1DATA) );
|
|
endgenerate
|
|
|
|
endmodule
|