| .. |
|
arch_bitstream_writer.cpp
|
minor fix on the format of arch bitstream writer
|
2020-06-17 00:08:28 -06:00 |
|
arch_bitstream_writer.h
|
add input and output net echo in arch bitstream database
|
2020-06-17 00:04:55 -06:00 |
|
bitstream_manager.cpp
|
add input and output net echo in arch bitstream database
|
2020-06-17 00:04:55 -06:00 |
|
bitstream_manager.h
|
add input and output net echo in arch bitstream database
|
2020-06-17 00:04:55 -06:00 |
|
bitstream_manager_fwd.h
|
start integrating fpga_bitstream. Bring data structures online
|
2020-02-22 23:04:42 -07:00 |
|
bitstream_manager_utils.cpp
|
start integrating fpga_bitstream. Bring data structures online
|
2020-02-22 23:04:42 -07:00 |
|
bitstream_manager_utils.h
|
start integrating fpga_bitstream. Bring data structures online
|
2020-02-22 23:04:42 -07:00 |
|
build_device_bitstream.cpp
|
add input and output net echo in arch bitstream database
|
2020-06-17 00:04:55 -06:00 |
|
build_device_bitstream.h
|
start integrating fpga_bitstream. Bring data structures online
|
2020-02-22 23:04:42 -07:00 |
|
build_fabric_bitstream.cpp
|
bug fixed in memory bank configuration protocol which is due to the wrong Verilog port merging algorithm
|
2020-06-11 19:31:14 -06:00 |
|
build_fabric_bitstream.h
|
add fabric bitstream data structure and deploy it to Verilog testbench generation
|
2020-06-11 19:31:10 -06:00 |
|
build_grid_bitstream.cpp
|
add input and output net echo in arch bitstream database
|
2020-06-17 00:04:55 -06:00 |
|
build_grid_bitstream.h
|
start adding grid bitstream builder. TODO: lut and interconnect bitstream decoding
|
2020-02-24 19:38:02 -07:00 |
|
build_mux_bitstream.cpp
|
bring bitstream generator for routing modules online
|
2020-02-23 22:09:46 -07:00 |
|
build_mux_bitstream.h
|
Bring mux bitstream generation online
|
2020-02-23 20:53:24 -07:00 |
|
build_routing_bitstream.cpp
|
add input and output net echo in arch bitstream database
|
2020-06-17 00:04:55 -06:00 |
|
build_routing_bitstream.h
|
add input and output net echo in arch bitstream database
|
2020-06-17 00:04:55 -06:00 |
|
fabric_bitstream.cpp
|
add fabric bitstream support for memory bank configuration protocol
|
2020-06-11 19:31:13 -06:00 |
|
fabric_bitstream.h
|
add fabric bitstream support for memory bank configuration protocol
|
2020-06-11 19:31:13 -06:00 |
|
fabric_bitstream_fwd.h
|
start improve fabric bitstream database to support frame-based configuration protocol
|
2020-06-11 19:31:09 -06:00 |
|
fabric_bitstream_writer.cpp
|
add fabric bitstream data structure and deploy it to Verilog testbench generation
|
2020-06-11 19:31:10 -06:00 |
|
fabric_bitstream_writer.h
|
add fabric bitstream data structure and deploy it to Verilog testbench generation
|
2020-06-11 19:31:10 -06:00 |
|
mux_bitstream_constants.h
|
bring bitstream generator for routing modules online
|
2020-02-23 22:09:46 -07:00 |
4f7e8020a8