This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
4e21bbb3f1
OpenFPGA
/
openfpga
History
tangxifan
4e21bbb3f1
[core] now support constant undriven local wires in verilog writer
2024-07-04 20:32:56 -07:00
..
src
[core] now support constant undriven local wires in verilog writer
2024-07-04 20:32:56 -07:00
CMakeLists.txt
[lib] rename lib to namemanager as a unified library to provide naming support on FPGA modules
2023-09-15 13:51:14 -07:00