Go to file
tangxifan 4d4ab60fe4 [ci] rename workflow 2022-10-07 10:12:40 -07:00
.github [ci] rename workflow 2022-10-07 10:12:40 -07:00
cmake copy missing cmake modules from vtr project 2020-01-03 21:57:19 -05:00
dev [script] debugging check format script 2022-10-06 19:13:13 -07:00
docker [ci] now revert to Ubuntu 18.04, see if docker can work or not 2022-08-26 21:09:27 -07:00
docs [doc] add more notes about the commmand ``pb_pin_fixup`` 2022-09-29 11:01:07 -07:00
libs [engine] add missing header files after coding formatter sorts the include files 2022-10-06 18:08:57 -07:00
openfpga [engine] apply code format 2022-10-06 18:13:33 -07:00
openfpga_flow [test] now use a fixed device layout for the single-mode LUT design testcase 2022-10-04 10:05:22 -07:00
vtr-verilog-to-routing@b76324282e [vtr] update vtr 2022-10-06 14:27:15 -07:00
yosys@dca8fb54aa [Github] Now use YosysHQ v0.10 release as a submodule 2021-10-29 14:19:26 -07:00
yosys-plugins@27208ce082 Bump yosys-plugins from `0713ed7` to `27208ce` 2022-09-27 06:17:27 +00:00
.clang-format [ci] add C/C++ code format style file 2022-10-06 16:44:05 -07:00
.dockerignore [CiFix] Docker image 2022-08-29 00:40:37 -06:00
.gitignore Added binder temp files to ignore 2022-05-03 14:20:10 -06:00
.gitmodules [submodule] now use a feature branch of VTR as a submodule 2022-08-16 13:49:41 -07:00
.readthedocs.yml Support SVG in Sphinx Latex building (#220) 2021-02-07 18:53:16 -07:00
CMakeLists.txt [cmake] now rename version to short 'OPENFPGA_ENABLE_VERSION' 2022-10-03 11:37:41 -07:00
Dockerfile Added binder temp files to ignore 2022-05-03 14:20:10 -06:00
LICENSE Create LICENSE 2018-06-26 21:52:08 -07:00
Makefile [script] debugging cmake format 2022-10-06 17:07:57 -07:00
README.md Updated readme 2022-09-23 11:08:44 -06:00
VERSION.md Updated Patch Count 2022-10-04 23:32:50 +00:00
openfpga.sh [test] bug fix 2022-05-22 14:47:25 +08:00
requirements.txt [Cleanup] Removed deadcode 2021-02-03 10:35:14 -07:00

README.md

Getting Started with OpenFPGA

linux build Documentation Status Binder

Version: see VERSION.md

Introduction

The award-winning OpenFPGA framework is the first open-source FPGA IP generator supporting highly-customizable homogeneous FPGA architectures. OpenFPGA provides complete EDA support for customized FPGAs, including Verilog-to-bitstream generation and self-testing verification. OpenFPGA opens the door to democratizing FPGA technology and EDA techniques with agile prototyping approaches and constantly evolving EDA tools for chip designers and researchers.

If this is your first time working with OpenFPGA, we strongly recommend you watch the introduction video about OpenFPGA

A quick overview of OpenFPGA tools can be found here. We also recommend potential users check out the summary of technical capabilities before compiling.

Compilation

A tutorial video about how to compile can be found here

Before starting, we strongly recommend you read the required dependencies at compilation guidelines. It also includes detailed information about the docker image.


Compilation Steps:

# Clone the repository and go inside it
git clone https://github.com/LNIS-Projects/OpenFPGA.git && cd OpenFPGA
make all

Quick Compilation Verification

To quickly verify the tool is well compiled, the user can run the following command from the OpenFPGA root directory.

source openfpga.sh
run-task compilation_verification --debug --show_thread_logs

Python3 and iVerilog v10.1+ are required. GUI will pop up if enabled during compilation.


Supported Operating Systems

We currently target OpenFPGA for:

  1. Ubuntu 18.04
  2. Red Hat 7.5

The tool was tested with these operating systems. It might work with earlier versions and other distributions.

Running with pre-built docker image

# To get the docker image from the repository,
docker pull ghcr.io/lnis-uofu/openfpga-master:latest

# To invoke openfpga_shell
docker run -it ghcr.io/lnis-uofu/openfpga-master:latest openfpga/openfpga bash

Backward compatibility with OpenFPGA v1.1

OpenFPGA v1.2 is a major upgrade over v1.1, which upgrades the internal VPR engine. The (VPR) architecture files used with v1.1 may not be compatible with v1.2.

You can upgrade your architecture files with script

python3 openfpga_flow/scripts/arch_file_updater.py \
    --input_file ${v1.1_arch_file} \
    --output_file ${v1.2_compatible_arch_file}

Or, If you want to stay with v1.1, the final build was (tag: _OpenFPGA:v1.1.541)

https://github.com/lnis-uofu/OpenFPGA/tree/v1.1.541

or you can download the docker image

docker pull ghcr.io/lnis-uofu/openfpga-master:v1.1.541

Documentation

OpenFPGA's full documentation includes tutorials, descriptions of the design flow, and tool options.

Tutorials

You can find a set of tutorials, with which you get familiar with the tool and use OpenFPGA for various purposes.