OpenFPGA/vpr7_x2p/vpr/SRC/fpga_x2p/module_builder
tangxifan 3cf7950bc1 add wire module generation and simplify Verilog generation for wires 2019-10-21 20:20:34 -06:00
..
build_decoder_modules.cpp add decoder module builders 2019-10-18 21:01:10 -06:00
build_decoder_modules.h add decoder module builders 2019-10-18 21:01:10 -06:00
build_essential_modules.cpp plug in MUX module graph generation, still local encoders contain dangling net, bug fixing 2019-10-21 00:00:30 -06:00
build_essential_modules.h plug in MUX module graph generation, still local encoders contain dangling net, bug fixing 2019-10-21 00:00:30 -06:00
build_lut_modules.cpp add lut module generation and simplify Verilog generation codes 2019-10-21 17:54:15 -06:00
build_lut_modules.h add lut module generation and simplify Verilog generation codes 2019-10-21 17:54:15 -06:00
build_module_graph.cpp add wire module generation and simplify Verilog generation for wires 2019-10-21 20:20:34 -06:00
build_module_graph.h add module builders for essential gates 2019-10-18 20:41:05 -06:00
build_module_graph_utils.cpp add lut module generation and simplify Verilog generation codes 2019-10-21 17:54:15 -06:00
build_module_graph_utils.h add lut module generation and simplify Verilog generation codes 2019-10-21 17:54:15 -06:00
build_mux_modules.cpp remove redundant codes 2019-10-21 18:48:34 -06:00
build_mux_modules.h plug in MUX module graph generation, still local encoders contain dangling net, bug fixing 2019-10-21 00:00:30 -06:00
build_top_module_directs.cpp start developing module graph builders 2019-10-18 20:02:02 -06:00
build_top_module_directs.h start developing module graph builders 2019-10-18 20:02:02 -06:00
build_top_module_memory.cpp start developing module graph builders 2019-10-18 20:02:02 -06:00
build_top_module_memory.h start developing module graph builders 2019-10-18 20:02:02 -06:00
build_wire_modules.cpp add wire module generation and simplify Verilog generation for wires 2019-10-21 20:20:34 -06:00
build_wire_modules.h add wire module generation and simplify Verilog generation for wires 2019-10-21 20:20:34 -06:00