This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
0f7c600528
OpenFPGA
/
docs
/
source
/
manual
History
tangxifan
84dbcd61dd
[doc] fixed a few typo and format errors
2022-07-28 19:09:53 -07:00
..
arch_lang
Fix a small typo to trigger the CI flow.
2022-03-22 16:36:45 -07:00
file_formats
[doc] fixed a few typo and format errors
2022-07-28 19:09:53 -07:00
fpga_bitstream
[Doc] Group file format documentation into a unified section
2021-01-19 19:44:44 -07:00
fpga_spice
update documentation for separated XML files
2020-06-11 19:31:16 -06:00
fpga_verilog
[Doc] Remove ``define_simulation.v`` since it is no longer needed.
2021-06-29 15:38:35 -06:00
openfpga_flow
Moved 'verific_*' and 'yosys_*' config options from 'OpenFPGA_SHELL' to 'Synthesis Parameter' sections.
2022-01-21 02:21:00 +05:00
openfpga_shell
[doc] fixed a few typo and format errors
2022-07-28 19:09:53 -07:00
index.rst
[Doc] Add pin constraints to documentation
2021-01-19 18:04:45 -07:00