riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/vpr7_x2p/vpr
History
Aur??Lien ALACCHI 0580d8243f Add Autochek testbench option 2018-12-08 17:19:12 -07:00
..
Circuits rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
SRC Add Autochek testbench option 2018-12-08 17:19:12 -07:00
SpiceNetlists rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
VerilogNetlists Add timing and initialization for simulation 2018-12-04 17:32:09 -07:00
picorv Changed for the naming 2018-12-08 16:19:38 -07:00
Makefile rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00
go.sh add a section for picorv generation through the flow 2018-12-08 11:33:14 -07:00
picorv.sh Changed for the naming 2018-12-08 16:19:38 -07:00