OpenFPGA/openfpga_flow/tasks/fpga_verilog/adder/soft_adder/config
tangxifan 8e36ed1ab6 [Test] Update task configuration to use and2 eblif 2021-02-02 15:01:15 -07:00
..
bitstream_annotation.xml [Test] Adapt bitstream annotatin file to parser's requirement 2021-02-01 17:38:36 -07:00
task.conf [Test] Update task configuration to use and2 eblif 2021-02-02 15:01:15 -07:00