tangxifan
|
d2d750a15c
|
debugged rram mux branch Verilog generation
|
2019-09-02 16:21:29 -06:00 |
|
tangxifan
|
94538b5062
|
add more testing architecture
|
2019-08-27 18:44:58 -06:00 |
|
tangxifan
|
3fb3082447
|
add more tests
|
2019-08-23 14:10:01 -06:00 |
Ganesh Gore
|
52d6a9e979
|
Merge remote-tracking branch 'origin/ganesh_dev' into dev
|
2019-08-23 13:41:29 -06:00 |
|
Ganesh Gore
|
28dde899db
|
Updated Architecture Template
|
2019-08-23 12:44:45 -06:00 |
|
tangxifan
|
520630c5e2
|
add more testing tasks
|
2019-08-23 10:16:52 -06:00 |
|
Ganesh Gore
|
5116aa2ae1
|
Added architecture and replaced variables
|
2019-08-19 19:02:50 -06:00 |
|
Ganesh Gore
|
66bb8a5e4b
|
Updated RRAM architecture file
|
2019-08-17 02:20:04 -06:00 |
|
Ganesh Gore
|
7bfc48b8e4
|
Moved spice and verilog netlist folder location
|
2019-08-17 01:49:49 -06:00 |
|
Ganesh Gore
|
9ab57d1b2e
|
Added fpga_flow script - Working Yosys
|
2019-08-09 16:49:05 -06:00 |
|
Ganesh Gore
|
b82369dd96
|
Added first draft of fpga_task script
|
2019-08-09 00:17:06 -06:00 |