riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
790 Commits 70 Branches 8 Tags 105 MiB
Commit Graph

4 Commits

Author SHA1 Message Date
Ganesh Gore 4189ada1eb Fixed run test file 2019-08-22 17:31:46 -06:00
Ganesh Gore 8f80cb3c24 Added Sample script to run blif VPR 2019-08-22 17:02:12 -06:00
Ganesh Gore 53941eaf5c Changed yosys output file name 2019-08-19 19:06:46 -06:00
Ganesh Gore 7bfc48b8e4 Moved spice and verilog netlist folder location 2019-08-17 01:49:49 -06:00