tangxifan
|
0a449cc24c
|
[HDL] Fixed critical bugs in multi-mode FF HDL modeling, which caused reset signal unconnected
|
2021-10-30 11:45:01 -07:00 |
|
tangxifan
|
477e535344
|
[HDL] Added a multi-mode FF design with configurable asynchronous reset
|
2021-07-02 11:13:03 -06:00 |
|
tangxifan
|
75a12e55de
|
[HDL] Remove the instrusive signal initialization in the configuration flip-flop HDL codes
|
2021-06-29 11:40:22 -06:00 |
|
tangxifan
|
adfea88be2
|
[HDL] Rename multi-mode DFF module
|
2021-04-21 20:06:03 -06:00 |
|
tangxifan
|
62497549b6
|
[HDL] Add multi-mode DFF module
|
2021-04-21 20:04:40 -06:00 |
|
tangxifan
|
709ee1b842
|
[HDL] Update dff netlist for SCFF used in configuration chain
|
2021-01-04 17:17:35 -07:00 |
|
tangxifan
|
722a9bcf63
|
[HDL] Add scan-chain DFF cell with configuration enable signal
|
2021-01-04 14:31:26 -07:00 |
|
tangxifan
|
ff53d2c375
|
[HDL] Add new Scan-chain DFF cell
|
2020-11-30 17:54:10 -07:00 |
|
tangxifan
|
1a79a55646
|
[HDL] Add DFF cell with reset but only 1 output
|
2020-11-06 11:19:19 -07:00 |
|
tangxifan
|
7d46b35296
|
[HDL] Add single-output DFF HDL
|
2020-11-06 10:18:37 -07:00 |
|
tangxifan
|
019208ec0f
|
[Architecture] Reorganize the cell netlists and update architecture files accordingly
|
2020-09-25 11:55:28 -06:00 |