tangxifan
|
62b6de8437
|
update the SDC of VPR7+OpenFPGA to be even with VPR8+OpenFPGA
|
2020-03-25 14:44:42 -06:00 |
tangxifan
|
b1501223cc
|
bug fixed in SDC for CBs and SBs: remove useless module names
|
2020-01-17 15:33:50 -07:00 |
tangxifan
|
868c573e59
|
remove unused codes and parameters
|
2019-12-24 20:43:29 -07:00 |
tangxifan
|
5445047863
|
renamed grid and routing track naming, which are now independent from coordinates
|
2019-12-24 20:17:11 -07:00 |
tangxifan
|
0c2ad5ab5e
|
critical bug fixed for some corner cases
|
2019-11-13 20:45:41 -07:00 |
tangxifan
|
d84cd66287
|
refactored analysis SDC generator for grids
|
2019-11-12 22:18:13 -07:00 |
tangxifan
|
6c58a4dd92
|
refactored unused grid block SDC analysis generation
|
2019-11-12 10:01:17 -07:00 |
tangxifan
|
8a57a29d2d
|
refactoring analysis SDC generation for grids
|
2019-11-11 22:38:11 -07:00 |
tangxifan
|
5f219b428c
|
refactored analysis SDC generation for switch blocks
|
2019-11-11 19:24:39 -07:00 |
tangxifan
|
876733f052
|
now we use module manager to generate analysis SDC, being independent from VPR structures
|
2019-11-10 21:15:34 -07:00 |
tangxifan
|
a849522be9
|
refactored CB SDC analysis generation
|
2019-11-10 20:15:16 -07:00 |
tangxifan
|
3d711823e5
|
refactoring SDC generator for unused CBs
|
2019-11-10 18:15:13 -07:00 |
tangxifan
|
67b3b25bea
|
refactoring analysis sdc generation
|
2019-11-10 16:08:49 -07:00 |
tangxifan
|
1f368abfbe
|
refactoring analysis SDC generation
|
2019-11-10 15:40:54 -07:00 |
tangxifan
|
bcd8237263
|
refactored grid PnR SDC generator
|
2019-11-09 20:57:54 -07:00 |
tangxifan
|
d226d18d40
|
move SDC generator for routing modules to an independent source file
|
2019-11-09 11:54:05 -07:00 |
tangxifan
|
a7f2a61d0d
|
refactored CB SDC generation
|
2019-11-09 11:42:38 -07:00 |
tangxifan
|
4b5ecc516b
|
refactored SDC SB constrain generation
|
2019-11-09 10:52:15 -07:00 |
tangxifan
|
be574b0d45
|
refactored disable routing mux outputs
|
2019-11-08 19:05:05 -07:00 |
tangxifan
|
e273c00c9d
|
add refactored disable timing for memory cells
|
2019-11-08 17:38:07 -07:00 |
tangxifan
|
33b3705ced
|
refactoring disable outputs sdc generation
|
2019-11-08 11:15:35 -07:00 |
tangxifan
|
35e718b32d
|
rename backend sdc generator to be backend assistant
|
2019-11-08 10:20:12 -07:00 |