Ganesh Gore
|
443a73954f
|
Removed all local files
+ Removed local configurations and scripts from previous commit
|
2019-07-03 14:26:06 -06:00 |
|
Ganesh Gore
|
54f6ca2687
|
Added lattice benchmark settings
|
2019-07-01 11:07:23 -06:00 |
AurelienUoU
|
a2f6ded2a2
|
Add path modification in file changing a keyword into OpenFPGA full path
|
2019-06-04 15:21:15 -06:00 |
|
AurelienUoU
|
ba05a08ef0
|
Path correction in tech debugging + correction of yosys rewrite file in fpga_flow
|
2019-05-30 09:52:19 -06:00 |
|
AurelienUoU
|
2b04376209
|
Correct blif clock bame issue in fpga_flow and reload original MCNC benchmarks
|
2019-05-22 13:44:48 -06:00 |
|
AurelienUoU
|
b4c97f86a3
|
Change benchmarks clock name to avoid yosys blif generation issue (adding a clock) + execute pro_blif.pl to correct ace's blif output issue on latches
|
2019-05-21 17:24:06 -06:00 |
|
AurelienUoU
|
df8bb0db1a
|
Add MCNC Benchmarks netlists generation to travis regression test
|
2019-05-17 15:22:04 -06:00 |