riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[HDL] Added a multi-mode FF design with configurable asynchronous reset

This commit is contained in:
tangxifan 2021-07-02 11:13:03 -06:00
parent fd85f956c9
commit 477e535344
1 changed files with 28 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

33
openfpga_flow/openfpga_cell_library/verilog/dff.v
View File

@ -246,9 +246,9 @@ endmodule //End Of Module
//----------------------------------------------------- //-----------------------------------------------------
// Function : A multi-functional D-type flip-flop with // Function : A multi-functional D-type flip-flop with
// - asynchronous reset // - asynchronous reset
// which can be switched between active-low and active hight // which can be switched between active-low and active high
// - asynchronous set which can be switched // - asynchronous set
// which can be switched between active-low and active hight // which can be switched between active-low and active high
//----------------------------------------------------- //-----------------------------------------------------
module MULTI_MODE_DFFSRQ ( module MULTI_MODE_DFFSRQ (
input SET, // Set input input SET, // Set input
@ -259,8 +259,8 @@ module MULTI_MODE_DFFSRQ (
input [0:1] mode // mode-selection bits: bit0 for reset polarity; bit1 for set polarity input [0:1] mode // mode-selection bits: bit0 for reset polarity; bit1 for set polarity
); );
wire post_set = mode ? ~SET : SET; wire post_set = mode[1] ? ~SET : SET;
wire post_reset = mode ? ~RST : RST; wire post_reset = mode[0] ? ~RST : RST;
DFFSRQ FF_CORE (.SET(post_set), DFFSRQ FF_CORE (.SET(post_set),
.RST(post_rst), .RST(post_rst),
@ -271,6 +271,29 @@ DFFSRQ FF_CORE (.SET(post_set),
endmodule //End Of Module endmodule //End Of Module
//-----------------------------------------------------
// Function : A multi-functional D-type flip-flop with
// - asynchronous reset
// which can be switched between active-low and active high
//-----------------------------------------------------
module MULTI_MODE_DFFRQ (
input RST, // Reset input
input CK, // Clock Input
input D, // Data Input
output Q, // Q output
input mode // mode-selection bits: bit0 for reset polarity; bit1 for set polarity
);
wire post_reset = mode ? ~RST : RST;
DFFRQ FF_CORE (.RST(post_rst),
.CK(CK),
.D(D),
.Q(Q)
);
endmodule //End Of Module
//----------------------------------------------------- //-----------------------------------------------------
// Function : D-type flip-flop with // Function : D-type flip-flop with
// - asynchronous active high reset // - asynchronous active high reset