riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[arch] code format

This commit is contained in:
tangxifan 2024-07-02 11:52:30 -07:00
parent 29452a7442
commit 1e7cca8ceb
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
openfpga_flow/vpr_arch/k4_frac_N4_tileable_fracff_40nm.xml
View File

@ -108,8 +108,8 @@
<fc_override port_name="reset" fc_type="frac" fc_val="0"/>
</fc>
<pinlocations pattern="custom">
<loc side="left"></loc>
<loc side="top"></loc>
<loc side="left"/>
<loc side="top"/>
<loc side="right">clb.reset clb.clk clb.O[4:7] clb.I[6:11]</loc>
<loc side="bottom">clb.O[0:3] clb.I[0:5]</loc>
</pinlocations>