riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Documentation] Update 3-rd party tool version requirements

This commit is contained in:
tangxifan 2020-10-06 10:00:12 -06:00
parent 67300af987
commit 02e21d115b
1 changed files with 25 additions and 23 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

48
docs/source/tutorials/tools.rst
View File

@ -22,26 +22,28 @@ Third-Party Tools
OpenFPGA accepts and outputs in standard file formats, and therefore can OpenFPGA accepts and outputs in standard file formats, and therefore can
interface a wide range of commercial and open-source tools. interface a wide range of commercial and open-source tools.
+--------------+-------------------------+ +--------------+-------------------------+---------------------+
| Usage | Tools | | Usage | Tools | Version Requirement |
+==============+=========================+ +==============+=========================+=====================+
| Backend | Synopsys IC Compiler II | | Backend | Synopsys IC Compiler II | v2019.03 or later |
| | | | | | |
| | Cadence Innovus | | | Cadence Innovus | v19.1 or later |
+--------------+-------------------------+ +--------------+-------------------------+---------------------+
| Timing | Synopsys PrimeTime | | Timing | Synopsys PrimeTime | v2019.03 or later |
| Analyzer | | | Analyzer | | |
| | Cadence Tempus | | | Cadence Tempus | v19.15 or later |
+--------------+-------------------------+ +--------------+-------------------------+---------------------+
| Verification | Synopsys VCS | | Verification | Synopsys VCS | v2019.06 or later |
| | | | | | |
| | Synopsys Formality | | | Synopsys Formality | v2019.03 or later |
| | | | | | |
| | Mentor ModelSim | | | Mentor ModelSim | v10.6 or later |
| | | | | | |
| | Mentor QuestaSim | | | Mentor QuestaSim | v2019.3 or later |
| | | | | | |
| | Cadence NCSim | | | Cadence NCSim | v15.2 or later |
| | | | | | |
| | Icarus iVerilog | | | Icarus iVerilog | v10.1 or later |
+--------------+-------------------------+ +--------------+-------------------------+---------------------+
* The version requirements is based on our local tests. Older versions may work.