riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/libopenfpga/librepackdc/dc_example/repack_design_constraint_ex...

8 lines
290 B
XML
Raw Normal View History

[Flow] Update the design constraint file to follow bug fix in parser
2021-01-17 11:41:01 -06:00
<repack_design_constraints>
[Lib] Now use pb_type in design constraints instead of physical tiles
2021-01-16 22:35:43 -06:00
<pin_constraint pb_type="clb" pin="clk[0]" net="clk0"/>
<pin_constraint pb_type="clb" pin="clk[1]" net="clk1"/>
<pin_constraint pb_type="clb" pin="clk[2]" net="OPEN"/>
<pin_constraint pb_type="clb" pin="clk[3]" net="OPEN"/>
[Flow] Update the design constraint file to follow bug fix in parser
2021-01-17 11:41:01 -06:00
</repack_design_constraints>
[Lib] Add example design constraint file
2021-01-16 17:36:10 -06:00