OpenFPGA/vpr7_x2p/vpr/SRC/fpga_x2p/verilog/verilog_decoder.h

13 lines
486 B
C
Raw Normal View History

#ifndef VERILOG_DECODER_H
#define VERILOG_DECODER_H
2019-04-26 13:23:47 -05:00
void dump_verilog_decoder_memory_bank_ports(t_sram_orgz_info* cur_sram_orgz_info,
FILE* fp,
enum e_dump_verilog_port_type dump_port_type);
void dump_verilog_config_peripherals(t_sram_orgz_info* cur_sram_orgz_info,
char* verilog_dir_path,
char* submodule_dir);
#endif