2020-02-16 12:57:19 -06:00
|
|
|
#ifndef VERILOG_ESSENTIAL_GATES_H
|
|
|
|
#define VERILOG_ESSENTIAL_GATES_H
|
|
|
|
|
|
|
|
/********************************************************************
|
|
|
|
* Include header files that are required by function declaration
|
|
|
|
*******************************************************************/
|
|
|
|
#include <string>
|
2022-10-06 19:08:50 -05:00
|
|
|
|
2020-02-16 12:57:19 -06:00
|
|
|
#include "circuit_library.h"
|
2022-10-06 19:08:50 -05:00
|
|
|
#include "fabric_verilog_options.h"
|
2020-04-23 21:42:11 -05:00
|
|
|
#include "module_manager.h"
|
|
|
|
#include "netlist_manager.h"
|
2021-02-28 12:57:40 -06:00
|
|
|
#include "verilog_port_types.h"
|
2020-02-16 12:57:19 -06:00
|
|
|
|
|
|
|
/********************************************************************
|
|
|
|
* Function declaration
|
|
|
|
*******************************************************************/
|
|
|
|
|
|
|
|
/* begin namespace openfpga */
|
|
|
|
namespace openfpga {
|
|
|
|
|
2022-10-06 19:08:50 -05:00
|
|
|
void print_verilog_submodule_essentials(const ModuleManager& module_manager,
|
2020-04-23 21:42:11 -05:00
|
|
|
NetlistManager& netlist_manager,
|
2020-02-16 12:57:19 -06:00
|
|
|
const std::string& submodule_dir,
|
2022-01-31 14:48:05 -06:00
|
|
|
const std::string& submodule_dir_name,
|
2021-02-28 12:57:40 -06:00
|
|
|
const CircuitLibrary& circuit_lib,
|
2022-01-25 14:09:08 -06:00
|
|
|
const FabricVerilogOption& options);
|
2020-02-16 12:57:19 -06:00
|
|
|
|
|
|
|
} /* end namespace openfpga */
|
|
|
|
|
|
|
|
#endif
|