OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/SAPone/rtl/MAR.v

14 lines
219 B
Coq
Raw Normal View History

2020-07-22 13:33:52 -05:00
module MAR(
output reg [3:0] mar_out,
input wire [3:0] mar_in,
input lm_,
input clk,
input clr_
);
always @(posedge clk)
if(~clr_) mar_out <= 4'b0;
else if(~lm_) mar_out <= mar_in;
endmodule