2019-07-08 17:18:08 -05:00
|
|
|
# Standard Configuration Example
|
|
|
|
|
[dir_path]
|
2019-07-10 15:59:03 -05:00
|
|
|
script_base = OPENFPGAPATHKEYWORD/fpga_flow/scripts/
|
|
|
|
|
benchmark_dir = OPENFPGAPATHKEYWORD/fpga_flow/benchmarks/Verilog/MCNC
|
|
|
|
|
yosys_path = OPENFPGAPATHKEYWORD/yosys/yosys
|
|
|
|
|
odin2_path = OPENFPGAPATHKEYWORD/fpga_flow/not_used_atm/odin2.exe
|
|
|
|
|
cirkit_path = OPENFPGAPATHKEYWORD/fpga_flow/not_used_atm/cirkit
|
|
|
|
|
abc_path = OPENFPGAPATHKEYWORD/yosys/yosys-abc
|
|
|
|
|
abc_mccl_path = OPENFPGAPATHKEYWORD/abc_with_bb_support/abc
|
|
|
|
|
abc_with_bb_support_path = OPENFPGAPATHKEYWORD/abc_with_bb_support/abc
|
|
|
|
|
mpack1_path = OPENFPGAPATHKEYWORD/fpga_flow/not_used_atm/mpack1
|
|
|
|
|
m2net_path = OPENFPGAPATHKEYWORD/fpga_flow/not_used_atm/m2net
|
|
|
|
|
mpack2_path = OPENFPGAPATHKEYWORD/fpga_flow/not_used_atm/mpack2
|
|
|
|
|
vpr_path = OPENFPGAPATHKEYWORD/vpr7_x2p/vpr/vpr
|
|
|
|
|
rpt_dir = OPENFPGAPATHKEYWORD/fpga_flow/results_tutorial
|
|
|
|
|
ace_path = OPENFPGAPATHKEYWORD/ace2/ace
|
2019-07-08 17:18:08 -05:00
|
|
|
|
|
|
|
|
[flow_conf]
|
|
|
|
|
flow_type = yosys_vpr #standard|mpack2|mpack1|vtr_standard|vtr|yosys_vpr
|
2019-07-10 15:59:03 -05:00
|
|
|
vpr_arch = OPENFPGAPATHKEYWORD/fpga_flow/arch/generated/k6_N10_sram_chain_HC.xml
|
2019-07-08 17:18:08 -05:00
|
|
|
mpack1_abc_stdlib = DRLC7T_SiNWFET.genlib # Use relative path under ABC folder is OK
|
2019-07-10 15:59:03 -05:00
|
|
|
m2net_conf = OPENFPGAPATHKEYWORD/fpga_flow/m2net_conf/m2x2_SiNWFET.conf
|
2019-07-08 17:18:08 -05:00
|
|
|
mpack2_arch = K6_pattern7_I24.arch
|
2019-07-10 15:59:03 -05:00
|
|
|
power_tech_xml = OPENFPGAPATHKEYWORD/fpga_flow/tech/PTM_45nm/45nm.xml # Use relative path under VPR folder is OK
|
2019-07-08 17:18:08 -05:00
|
|
|
|
|
|
|
|
[csv_tags]
|
|
|
|
|
mpack1_tags = Global mapping efficiency:|efficiency:|occupancy wo buf:|efficiency wo buf:
|
|
|
|
|
mpack2_tags = BLE Number:|BLE Fill Rate:
|
|
|
|
|
vpr_tags = Netlist clb blocks:|Final critical path:|Total logic delay:|total net delay:|Total routing area:|Total used logic block area:|Total wirelength:|Packing took|Placement took|Routing took|Average net density:|Median net density:|Recommend no. of clock cycles:
|
|
|
|
|
vpr_power_tags = PB Types|Routing|Switch Box|Connection Box|Primitives|Interc Structures|lut6|ff
|
