2018-09-13 16:38:41 -05:00
|
|
|
.. _contact:
|
2020-03-09 11:15:16 -05:00
|
|
|
|
2018-09-13 16:38:41 -05:00
|
|
|
Contact
|
2020-03-09 18:40:33 -05:00
|
|
|
~~~~~~~
|
2020-03-09 11:15:16 -05:00
|
|
|
|
2018-09-14 14:11:51 -05:00
|
|
|
General questions:
|
|
|
|
|
|
2018-09-13 16:38:41 -05:00
|
|
|
Prof. Pierre-Emmanuel Gaillardon
|
2018-09-14 14:11:51 -05:00
|
|
|
|
2018-09-13 16:38:41 -05:00
|
|
|
pierre-emmanuel.gaillardon@utah.edu
|
2018-09-14 14:11:51 -05:00
|
|
|
|
2020-03-09 11:15:16 -05:00
|
|
|
Technical Details about FPGA-SPICE/Verilog/Bitstream/SDC:
|
2018-09-14 14:11:51 -05:00
|
|
|
|
|
|
|
|
Dr. Xifan Tang
|
|
|
|
|
|
2021-11-30 22:25:15 -06:00
|
|
|
xifan@osfpga.org
|
2018-09-14 14:11:51 -05:00
|
|
|
|
2021-11-30 22:25:15 -06:00
|
|
|
Technical Details about physical design
|
|
|
|
|
|
|
|
|
|
Ganesh Gore
|
|
|
|
|
|
|
|
|
|
ganesh.gore@utah.edu
|
2018-09-14 14:11:51 -05:00
|
|
|
|
