Update contact.rst
This commit is contained in:
parent
0bbee4624a
commit
1e5afb985c
|
@ -13,9 +13,11 @@ Technical Details about FPGA-SPICE/Verilog/Bitstream/SDC:
|
|||
|
||||
Dr. Xifan Tang
|
||||
|
||||
xifan.tang@utah.edu
|
||||
xifan@osfpga.org
|
||||
|
||||
.. Technical Details about layout auto-generation
|
||||
.. Edouard Giacomin
|
||||
.. edouard.giacomin@utah.edu
|
||||
Technical Details about physical design
|
||||
|
||||
Ganesh Gore
|
||||
|
||||
ganesh.gore@utah.edu
|
||||
|
||||
|
|
Loading…
Reference in New Issue