2019-09-11 18:04:43 -05:00
|
|
|
/***********************************************
|
|
|
|
|
* Header file for verilog_lut.cpp
|
|
|
|
|
**********************************************/
|
|
|
|
|
|
|
|
|
|
#ifndef VERILOG_LUT_H
|
|
|
|
|
#define VERILOG_LUT_H
|
|
|
|
|
|
|
|
|
|
/* Include other header files which are dependency on the function declared below */
|
|
|
|
|
#include <fstream>
|
|
|
|
|
#include <string>
|
|
|
|
|
|
|
|
|
|
#include "circuit_library.h"
|
|
|
|
|
#include "module_manager.h"
|
|
|
|
|
|
|
|
|
|
void print_verilog_submodule_luts(ModuleManager& module_manager,
|
2019-12-04 18:55:05 -06:00
|
|
|
std::vector<std::string>& netlist_names,
|
2019-09-11 18:04:43 -05:00
|
|
|
const CircuitLibrary& circuit_lib,
|
|
|
|
|
const std::string& verilog_dir,
|
2019-10-22 16:31:08 -05:00
|
|
|
const std::string& submodule_dir,
|
|
|
|
|
const bool& use_explicit_port_map);
|
2019-09-11 18:04:43 -05:00
|
|
|
|
|
|
|
|
#endif
|
