interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
riscv-openocd/tcl
History
Nishanth Menon fe09811ea4 tcl/board: Add J7200 EVM basic support 
Add basic connection details with J7200 EVM

Change-Id: Ia8fa5033a693ac09849d33693c81b8cb206f17c1
Signed-off-by: Nishanth Menon <nm@ti.com>
Reviewed-on: http://openocd.zylin.com/5951
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
Tested-by: jenkins
 		2021-03-10 21:24:18 +00:00
..
board tcl/board: Add J7200 EVM basic support 2021-03-10 21:24:18 +00:00
chip coding style: tcl: remove empty lines at end of text files 2020-05-02 15:40:12 +01:00
cpld xilinx-xc7: Add additional IDCODEs. 2018-10-27 14:37:43 +01:00
cpu Introduce tcl config files for Synopsys HSDK board 2020-07-26 20:08:31 +01:00
fpga tcl: fix typo and spelling 2020-05-09 14:37:35 +01:00
interface steppenprobe: fix file permission 2021-01-28 06:01:36 +00:00
target tcl/target: Add K3 basic support 2021-03-10 21:23:53 +00:00
test coding style: tcl: remove empty lines at end of text files 2020-05-02 15:40:12 +01:00
tools tcl: fix typo and spelling 2020-05-09 14:37:35 +01:00
bitsbytes.tcl coding style: tcl: remove empty lines at end of text files 2020-05-02 15:40:12 +01:00
mem_helper.tcl mem_helper: add mrh command 2018-12-06 09:38:41 +00:00
memory.tcl Include start-of-region address 2020-02-15 15:30:55 +00:00
mmr_helpers.tcl tcl: fix typo and spelling 2020-05-09 14:37:35 +01:00