interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
12,484 Commits 65 Branches 14 Tags 104 MiB
Commit Graph

2 Commits

Author SHA1 Message Date
Samuel Obuch fb16cb5e67 tcl: fix esp riscv configs 
Fixes tcl configs to enable esp RISC-V boards

Signed-off-by: Samuel Obuch <samuel.obuch@espressif.com>
 2025-01-13 17:32:52 +01:00
Erhan Kurubas f21bd77dd1 tcl/target: add Espressif riscv targets (ESP32-C6, ESP32-H2) 
ESP32-C6 and ESP32-H2 are single core riscv targets.

Change-Id: If92429de4fb67a040f303a54177d61b70e1ea281
Signed-off-by: Erhan Kurubas <erhan.kurubas@espressif.com>
 2023-07-19 00:11:42 +02:00