riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/backends
History
Claire Xenia Wolf 89df26e4bc Add optimization to rtlil back-end for all-x parameter values 
Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
 		2021-09-27 16:02:20 +02:00
..
aiger Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
blif Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
btor Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
cxxrtl kernel/mem: Introduce transparency masks. 2021-08-11 00:04:16 +02:00
edif Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
firrtl Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
intersynth Intersynth URL 2021-06-09 12:42:52 +02:00
json Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
protobuf Fix protobuf backend build dependencies 2021-09-17 13:36:39 +10:00
rtlil Add optimization to rtlil back-end for all-x parameter values 2021-09-27 16:02:20 +02:00
simplec Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
smt2 yosys-smtbmc: Fix reused loop variable. 2021-09-10 13:34:58 +02:00
smv Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
spice Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
table Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
verilog kernel/mem: Introduce transparency masks. 2021-08-11 00:04:16 +02:00