riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs/xilinx
History
Clifford Wolf 9596fe74de Another bugfix for ice40 and xilinx brams_init make rules 2015-08-16 21:39:34 +02:00
..
example_basys3 Added Xilinx example for Basys3 board 2015-02-01 17:09:34 +01:00
tests Improved xilinx "bram1" test 2015-04-09 17:12:12 +02:00
.gitignore Added support for initialized xilinx brams 2015-04-06 17:07:10 +02:00
Makefile.inc Another bugfix for ice40 and xilinx brams_init make rules 2015-08-16 21:39:34 +02:00
arith_map.v Fixed trailing whitespaces 2015-07-02 11:14:30 +02:00
brams.txt Fixed trailing whitespaces 2015-07-02 11:14:30 +02:00
brams_bb.v Added Xilinx bram black-box modules 2015-04-06 08:44:30 +02:00
brams_init.py Another bugfix for ice40 and xilinx brams_init make rules 2015-08-16 21:39:34 +02:00
brams_map.v Added support for initialized xilinx brams 2015-04-06 17:07:10 +02:00
cells_map.v Various cleanups in xilinx techlib 2015-01-18 19:43:54 +01:00
cells_sim.v Disabled (unused) Xilinx tristate buffers 2015-02-04 16:33:59 +01:00
drams.txt Added memory_bram "make_outreg" feature 2015-04-09 16:08:54 +02:00
drams_bb.v Xilinx DRAMS: RAM64X1D, RAM128X1D 2015-04-09 13:37:07 +02:00
drams_map.v Xilinx DRAMS: RAM64X1D, RAM128X1D 2015-04-09 13:37:07 +02:00
synth_xilinx.cc Fixed trailing whitespaces 2015-07-02 11:14:30 +02:00