riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/backends/edif
History
Clifford Wolf 0ac72e759d Add generation of logic cells to EDIF back-end runtest.py 2017-03-19 14:57:40 +01:00
..
Makefile.inc Added edif backend (still under construction) 2013-08-22 11:34:55 +02:00
edif.cc Fix EDIF: portRef member 0 is always the MSB bit 2017-03-19 14:53:28 +01:00
runtest.py Add generation of logic cells to EDIF back-end runtest.py 2017-03-19 14:57:40 +01:00